MPM3612 MPSIND | Alldatasheet

Document overview

  • Manufacturer or author: Provided By alldatasheet.com(free datasheet download site)
  • PDF pages: 20

Technical content

3V to 22V Input, 1A, Ultra-Low 5µA IQ Power Module in an LGA Package MPM3612 Rev. 1.0 MonolithicPower.com 1 3/15/2023 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2023 MPS. All Rights Reserved.

DESCRIPTION

The MPM3612 is a synchronous, rectified, step- down, switch -mode power module with built -in internal power MOSFETs and high light -load efficiency. The MPM3612 has a n ultra-low 5µA quiescent current ( IQ). The MPM3612 offers a very compact solution that can achieve up to 1A of continuous output current (IOUT), with excellent load and line regulation across a wide input supply range. The MPM3612 switching edge is optimized for EMI reduction. Constant -on-time (COT) control enables seamless mode transition and fast load transient response. Protection features include over -current protection (OCP), over-voltage protection (OVP), and thermal shutdown. The MPM3612 requires a minimal number of readily available, standard external components, and is available in a space -saving LGA (3mmx3mmx2mm) package.

FEATURES

  • Wide 3V to 22V Operating Input Voltage (VIN) Range
  • 5µA Low Quiescent Current (IQ)
  • 1A Load Current
  • High Efficiency from 100µA to 1A Load at 4V to 22V VIN
  • Power-Save Mode (PSM)
  • 1.25MHz Fixed Switching Frequency (fSW) during Continuous Conduction Mode (CCM)
  • tON Extension to Support Large Duty Cycles
  • Power Good (PG) Indication
  • EN Shutdown Output Discharge
  • Over-Current Protection (OCP), Over- Voltage Protection (OVP), and Hiccup Mode
  • Adjustable Output Voltage (VOUT)
  • Available in an LGA (3mmx3mmx2mm) Package

APPLICATIONS

  • Internet of Things (IoT)
  • Home Automation and Home Security
  • Single- or Multi-Cell Li-Ion Battery Systems
  • Multi-Cell Dry Battery Systems
  • Server Power All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. “MPS”, the MPS logo, and “Simple, Easy Solutions” are trademarks of Monolithic Power Systems, Inc. or its subsidiaries. TYPICAL APPLICATION MPM3612 VIN VCC GND FB VOUT VIN 22µF 20µF 3.3V/1A VOUT 12V 976k 220k PG EN 3.3V 100k 100k EP Efficiency vs. Load Current VOUT = 3.3V 100 1 10 100 1000 EFFICIENCY (%) LOAD CURRENT (mA) VIN=4.5V VIN=12V VIN=22V

MPM3612 – 22V, 1A, ULTRA-LOW IQ STEP-DOWN POWER MODULE MPM3612 Rev. 1.0 MonolithicPower.com 2 3/15/2023 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2023 MPS. All Rights Reserved.

ORDERING INFORMATION

Part Number* Package Top Marking MSL Rating MPM3612GLQ LGA (3mmx3mmx2mm) See Below 3 * For Tape & Reel, add suffix -Z (e.g. MPM3612GLQ-Z). TOP MARKING BNR: Product code of MPM3612GLQ Y: Year code LLLL: Lot number PACKAGE REFERENCE TOP VIEW EN VIN GND VOUT VCC PG FB VOUT NC1NC2 EXPOSED PAD ON BACKSIDE CONNECT TO PIN 3 LGA (3mmx3mmx2mm)

MPM3612 – 22V, 1A, ULTRA-LOW IQ STEP-DOWN POWER MODULE MPM3612 Rev. 1.0 MonolithicPower.com 3 3/15/2023 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2023 MPS. All Rights Reserved. PIN FUNCTIONS Pin # Name Description 1 EN Enable control pin. Pull this pin to logic high to enable MPM3612; pull it to logic low to disable the part. Do not float this pin.

2 VIN

Supply voltage. The MPM3612 operates from a 3V to 22V input rail. A capacitor is required to decouple the input rail. Use wide PCB traces and multiple vias for the VIN power trace during PCB layout. 3 GND System ground. This pin is the reference ground for the regulated output voltage (VOUT), and requires special consideration during PCB layout. 4, 5 VOUT Module voltage output node. 6 FB Feedback. This pin sets VOUT when connected to the tap of an external resistor divider that is connected between VOUT and GND. 7 PG Power good output. This pin is an open drain that indicates whether the power is good (no under-voltage [UV] or over-voltage [OV] fault). 8 VCC Internal 3.3V LDO output. The driver and control circuits are powered by the voltage from this pin. NC1 NC1 Not connected. NC2 NC2 Not connected. Exposed pad - Exposed pad. Connect to GND. ABSOLUTE MAXIMUM RATINGS (1) Continuous power dissipation (TA = 25°C) (2) Recommended Operating Conditions (3) Operating junction temp (TJ) .... -40°C to +125°C Thermal Resistance (4, 5, 6, 7) LGA (3mmx3mmx2mm) Notes: 1) Exceeding these ratings may damage the device. 2) The maximum allowable power dissipation is a function of the maximum junction temperature T J (MAX), the junction -to- ambient thermal resistance θ JA, and the ambient temperature TA. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P D (MAX) = (T J (MAX) - TA) / θJA. Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage. 3) The device is not guaranteed to function outside of its operating conditions. 4) θJA is the junction-to-ambient thermal resistance, θJC_TOP is the junction-to-case top thermal characterization parameter, and θJB is the junction-to-board thermal characterization parameter. 5) The thermal parameter is based on test on the EVM3612-LQ- 00A evaluation board under no airflow cooling condition s in a standard enclosure. The EVM3612-LQ-00A is a 6.4cmx6.4cm, 2-layer PCB, with a 2oz. top and bottom layer copper thickness. 6) The junction-to-case top thermal characterization parameter, θJC_TOP, estimates the junction temperature in the r eal system, based on T J = θJC_TOP x PLOSS + TCASE_TOP, where PLOSS is the module’s entire power loss in a real application, and TCASE_TOP is the case top temperature. 7) The junction-to-board thermal characterization parameter, θJB, estimates TJ in the real system, based on T J = θJB x PLOSS + TBOARD, where PLOSS is the module’s entire power loss in a real application, and TBOARD is board temperature.

MPM3612 – 22V, 1A, ULTRA-LOW IQ STEP-DOWN POWER MODULE MPM3612 Rev. 1.0 MonolithicPower.com 4 3/15/2023 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2023 MPS. All Rights Reserved.

ELECTRICAL CHARACTERISTICS

VIN = 12V, TJ = -40°C to +125°C (8), typical value is tested at TJ = 25°C, unless otherwise noted. Parameter Symbol Condition Min Typ Max Units Shutdown supply current IIN_SD 2 μA Quiescent current IQ VFB = 0.7V 5 9 μA High-side MOSFET (HS- FET) on resistance RDS(ON)_HS 260 450 mΩ Low-side MOSFET (LS- FET) on resistance RDS(ON)_LS 120 200 mΩ Switch leakage current ISW_LKG VEN = 0V, VIN = 22V, VSW = 0V and 22V, TJ = 25°C 1 μA Low-side (LS) valley current limit IVALLEY 1.15 1.4 1.65 A LS sink current limit (9) ILS_SINK OVP or output discharge -600 mA Internal inductance L 2.2 µH Internal inductor DCR LDCR TJ = 25°C 200 mΩ Switching frequency fSW VOUT = 3.3V, in CCM -10% 1250 +10% kHz Minimum off time (9) tOFF_MIN 140 ns Minimum on time (9) tON_MIN 40 ns Maximum duty cycle DMAX VFB = 500mV 96 98 % Feedback voltage VFBR Room temp 594 600 606 mV VFBF Over-temperature -1.5% 600 +1.5% mV Feedback current IFB VFB = 620mV 10 50 nA Output over-voltage protection (OVP) rising threshold VOVP_R 115% 120% 125% VREF Output over-voltage (OV) deglitch time (9) tOVP 8 μs Output OVP recovery VOVP_F 105% 110% 115% VREF VIN under-voltage lockout (UVLO) rising threshold VIN_UV_VTH 2.63 2.8 2.97 V VIN UVLO threshold hysteresis VIN_UV_HYS 170 mV Soft-start time tSS 10% to 90% of VOUT 1 1.3 1.6 ms VCC voltage VCC ICC = 2.5mA 3.1 3.3 3.5 V VCC voltage regulation VCC_RG ICC = 0A to 5mA 0.1 0.5 0.9 % Thermal shutdown (9) TSTD 150 °C Thermal hysteresis (9) THYS 20 °C EN rising threshold VEN_R 1.05 1.2 1.35 V EN hysteresis VEN_F 150 mV EN input current IEN VEN = 2V 0.1 μA Power good (PG) under- voltage (UV) rising threshold VPG_UV_R 87% 92% 97% VREF PG UV falling threshold VPG_UV_F 82% 87% 92% VREF PG OV rising threshold VPG_OV_R 108% 113% 118% VREF

MPM3612 – 22V, 1A, ULTRA-LOW IQ STEP-DOWN POWER MODULE MPM3612 Rev. 1.0 MonolithicPower.com 5 3/15/2023 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2023 MPS. All Rights Reserved. ELECTRICAL CHARACTERISTICS (continued) VIN = 12V, TJ = -40°C to +125°C (8), typical value is tested at TJ = 25°C, unless otherwise noted. Parameter Symbol Condition Min Typ Max Units PG OV falling threshold VPG_OV_F 103% 108% 113% VREF PG rising delay tPG_R_DLY 120 μs PG falling delay tPG_F_DLY 50 μs PG sink current capability VPG_SINK Sink 1mA 0.4 V Notes: 8) Guaranteed by over-temperature correlation. Not tested in production. 9) Guaranteed by sample characterization. Not tested in production.

MPM3612 – 22V, 1A, ULTRA-LOW IQ STEP-DOWN POWER MODULE MPM3612 Rev. 1.0 MonolithicPower.com 6 3/15/2023 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2023 MPS. All Rights Reserved. TYPICAL PERFORMANCE CHARACTERISTICS VIN = 12V, VOUT = 3.3V, TA = 25°C, unless otherwise noted. Efficiency vs. Load Current VOUT = 3.3V Load Regulation vs. Load Current VOUT = 3.3V Line Regulation vs. Input Voltage VOUT = 3.3V Efficiency vs. Load Current Efficiency vs. Load Current 100 1 10 100 1000 EFFICIENCY (%) LOAD CURRENT (mA) VIN=4.5V VIN=12V VIN=22V -0.4 -0.3 -0.2 -0.1 0.1 0.2 0.3 0 200 400 600 800 1000 LOAD REGULATION (%) LOAD CURRENT (mA) VIN=4.5V VIN=12V VIN=22V -0.2 -0.15 -0.1 -0.05 0.05 0.1 0.15 0.2 4 9 14 19 24 LINE REGULATION (%) INPUT VOLTAGE (V) Io=0.6A Io=1A 100 1 10 100 1000 EFFICIENCY (%) LOAD CURRENT (mA) VIN=5V,VOUT=1.1V VIN=5V,VOUT=1.2V VIN=5V,VOUT=1.5V VIN=5V,VOUT=2.5V 100 1 10 100 1000 EFFICIENCY (%) LOAD CURRENT (mA) VIN=12V,VOUT=5V VIN=22V,VOUT=5V VIN=24V,VOUT=5V

MPM3612 – 22V, 1A, ULTRA-LOW IQ STEP-DOWN POWER MODULE MPM3612 Rev. 1.0 MonolithicPower.com 7 3/15/2023 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2023 MPS. All Rights Reserved. TYPICAL PERFORMANCE CHARACTERISTICS (continued) Performance waveforms are tested on the evaluation board , VIN = 12V, V OUT = 3.3V, TA = 25°C, unless otherwise noted. Steady State VIN = 12V, VOUT = 3.3V, IOUT = 0A Steady State VIN = 12V,VOUT = 3.3V, IOUT = 1A CH1: VOUT/AC CH2: VIN CH3: PG CH4: IOUT CH1: VOUT/AC CH2: VIN CH3: PG CH4: IOUT Start-Up through VIN VIN = 12V, VOUT = 3.3V, IOUT = 0A Start-Up through VIN VIN = 12V, VOUT = 3.3V, IOUT = 1A CH1: VOUT CH2: VIN CH3: PG CH4: IOUT CH1: VOUT CH2: VIN CH3: PG CH4: IOUT Shutdown through VIN VIN = 12V, VOUT = 3.3V, IOUT = 0A Shutdown through VIN VIN = 12V, VOUT = 3.3V, IOUT = 1A CH1: VOUT CH2: VIN CH3: PG CH4: IOUT CH1: VOUT CH2: VIN CH3: PG CH4: IOUT

MPM3612 – 22V, 1A, ULTRA-LOW IQ STEP-DOWN POWER MODULE MPM3612 Rev. 1.0 MonolithicPower.com 8 3/15/2023 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2023 MPS. All Rights Reserved. TYPICAL PERFORMANCE CHARACTERISTICS (continued) Performance waveforms are tested on the evaluation board, VIN = 12V, V OUT = 3.3V, TA = 25°C, unless otherwise noted. Start-Up through EN VIN = 12V,VOUT = 3.3V, IOUT = 0A Start-Up through EN VIN = 12V, VOUT = 3.3V, IOUT = 1A CH1: VOUT CH2: VEN CH3: PG CH4: IOUT CH1: VOUT CH2: VEN CH3: PG CH4: IOUT Shutdown through EN VIN = 12V, VOUT = 3.3V, IOUT = 0A Shutdown through EN VIN = 12V, VOUT = 3.3V, IOUT = 1A CH1: VOUT CH2: VEN CH3: PG CH4: IOUT CH1: VOUT CH2: VEN CH3: PG CH4: IOUT SCP Steady State VIN = 12V, VOUT = 3.3V, IOUT = 0A SCP Entry VIN = 12V, VOUT = 3.3V, IOUT = 0A CH1: VOUT CH2: VIN CH3: PG CH4: IOUT CH1: VOUT CH2: VIN CH3: PG CH4: IOUT

MPM3612 – 22V, 1A, ULTRA-LOW IQ STEP-DOWN POWER MODULE MPM3612 Rev. 1.0 MonolithicPower.com 9 3/15/2023 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2023 MPS. All Rights Reserved. TYPICAL PERFORMANCE CHARACTERISTICS (continued) Performance waveforms are tested on the evaluation board, VIN = 12V, V OUT = 3.3V, TA = 25°C, unless otherwise noted. SCP Recovery VIN = 12V, VOUT = 3.3V, IOUT = 0A Load Transient 0.8A/µs, 0A to 0.5A, VIN = 12V, VOUT = 3.3V CH1: VOUT CH2: VIN CH3: PG CH4: IOUT CH1: VOUT/AC CH4: IOUT Load Transient 0.8A/µs, 0A to 1A, VIN = 12V, VOUT = 3.3V CH1: VOUT/AC CH4: IOUT

MPM3612 – 22V, 1A, ULTRA-LOW IQ STEP-DOWN POWER MODULE MPM3612 Rev. 1.0 MonolithicPower.com 10 3/15/2023 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2023 MPS. All Rights Reserved. TYPICAL PERFORMANCE CHARACTERISTICS (continued) Performance waveforms are tested on the evaluation board, V IN = 12V, V OUT = 3.3V, T A = 25°C, unless otherwise noted. EN55022 Class B Conducted Emissions EN55022 Class B Radiated Emissions EMI TEST CIRCUIT MPM3612 VIN VCC GND FB VOUT VIN 22µF C1 3.3V/1A VOUT 12V 976k 220k PG EN 3.3V 100k 100k 4, 5 8.8µF CIN2 8.8µF 2.2μH2.2μH CIN1 20µF EP Level in dBµV Level in dBµV/m

MPM3612 – 22V, 1A, ULTRA-LOW IQ STEP-DOWN POWER MODULE MPM3612 Rev. 1.0 MonolithicPower.com 11 3/15/2023 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2023 MPS. All Rights Reserved. FUNCTIONAL BLOCK DIAGRAM VCC 3.3V LDO HS Driver LS Driver Current Modulator On Timer BST IN EN SS Bias and Voltage Reference FB EA Comp Logic Control High-Side MOSFET (NCH) Low-Side MOSFET (NCH) Bootstrap Regulator Current Sense GND Over-Voltage Comparator REF Current Limit VCC PG UV Comp OV Comp REF1 REF2 0.1µF Inductor 2.2µH VOUT 1µF EP Figure 1: Functional Block Diagram

MPM3612 – 22V, 1A, ULTRA-LOW IQ STEP-DOWN POWER MODULE MPM3612 Rev. 1.0 MonolithicPower.com 13 3/15/2023 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2023 MPS. All Rights Reserved. The SS voltage (VSS) takes over the reference voltage (VREF) to the PWM comparator. VOUT ramps up smoothly with VSS. Once VSS exceeds the VREF, it continues to ramp up while the PWM comparator compares VREF and the FB voltage (VFB). At this point, SS finishes and the device enters steady state operation. The internal soft-start time (tSS) is fixed to 1.3ms (VOUT from 10% to 90%). Pre-Biased Start-Up The MPM3612 is designed for monotonic start - up into pre-biased loads. If VOUT is pre-biased to a certain voltage during start -up, VBST is refreshed and charged and VSS is charged. If VBST exceeds its rising threshold voltage and VSS exceeds the sensed VFB, the part begins normal operation. Power Good (PG) The MPM3612 features a power good (PG) output to indicate whether VOUT is ready. The PG pin is an open-drain output. Connect PG to VCC or another voltage source via a pull-up resistor (e.g. 100kΩ). When VIN is applied, the PG pin is pulled down to GND before VSS reaches 1V. Once VSS reaches 1V and VFB exceeds 92% of VREF, there is a 120μs delay and PG is pulled high. During normal operation, PG is pulled low if VFB drops below 87% of VREF (after 50μs delay). If under-voltage lockout (UVLO) or over - temperature protection (OTP) occurs, or EN goes low, the PG pin is pulled low immediately. If over-current protection (OCP) occurs and VFB drops below 87% of VREF, there is a 50μs delay and PG is pulled low. PG also indicates whether an output over - voltage (OV) condition has occurred. If VOUT exceeds 113% of the VREF rising threshold, PG pulls low . If VOUT falls below 108% of the VREF falling threshold , PG pulls high again. The PG deglitch timer is 120μs and 50μs for the rising and falling threshold s, respectively . Note that this threshold is below the OVP discharge threshold. Low-Dropout (LDO) Operation To improve dropout, the MPM3612 is designed to extend the HS-FET on time if the minimum off time (tOFF_MIN) is triggered . In this scenario, the HS-FET on time is extended and fSW drops. The typical minimum fSW (fSW_MIN) is 240kHz. If fSW drops to 240kHz, the duty cycle reaches its maximum (DMAX) for the duration of the on time. If VIN continues to drop, the MPM3612 operates at 240kHz and VOUT drops. The typical max duty cycle (DMAX) can be calculated with Equation (2): MAX OFF_MIN SW_MIND =1- t x f (2) Where tOFF_MIN = 140ns, and fSW_MIN = 240kHz. Output Over-Voltage Protection (OVP) The MPM3612 monitors VOUT. If VOUT exceeds 120% of its regulated voltage for more than 8μs, the device enters OVP discharge mode. In OVP discharge mode, the LS-FET turns on and remains on until the low-side (LS) current reaches the negative current limit . This discharges VOUT and tr ies to keep it within its normal range. If a VOUT OV condition still exists, the LS-FET turns on again after a fixed delay to repeat the discharge behavior. Once VFB falls below 1 10% of VREF, the MPM3612 exits OVP discharge mode. If VIN exceeds 24V during OVP discharge mode, input OVP occurs and the MPM3612 shuts down until VIN drops below 22V . Then the MPM3612 restarts and resumes normal operation . Input OVP is only active during output OV conditions. Output Discharge The MPM3612 offers a discharge function that provides an active discharge path for the external COUT. This function is active when the part is disabled via EN (EN is pulled low). When EN is low, the HS-FET turns off and the LS-FET turns to discharge VOUT. When the LS current reaches its negative current limit, the LS-FET turns off, then turns on again after a fixed delay. This behavior repeats until FB goes low. Over-Current Protection (OCP) and Short - Circuit Protection (SCP) The MPM3612 includes valley current limit control. When the LS-FET is on, IL is monitored. If the sensed IL exceeds the valley current limit threshold, the device enters OCP and the HS- FET is not allowed to turn on until IL falls below the valley current limit . Meanwhile, VOUT drops until it is below the under-voltage (UV) threshold, typically 60% below VREF.

MPM3612 – 22V, 1A, ULTRA-LOW IQ STEP-DOWN POWER MODULE MPM3612 Rev. 1.0 MonolithicPower.com 14 3/15/2023 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2023 MPS. All Rights Reserved. If under-voltage protection ( UVP) and OCP are both triggered, the MPM3612 enters hiccup mode to periodically restart the part. The hiccup duty cycle is very small to reduce power dissipation during a short-circuit condition. During OCP, the device tries to recover from over-current (OC) fault with hiccup mode by disabling the output power stage, discharg ing CSS and automatically try to soft start again. If the OC condition still exists when SS finishes, the device repeats this operation. OCP is a non-latch protection. Enable (EN) EN is a digital control pin that turns the MPM3612 on and off. Pull EN high to turn on the power module ; pull it low to turn off the power module. The EN pin cannot be left floating. The EN pin can survive a 22V VIN, meaning it can be directly connected to VIN for automatic start- up. Under-Voltage Lockout (UVLO) Protection The MPM3612 features UVLO protection. If VIN falls below the UVLO falling threshold , the MPM3612 shuts down. Once VIN exceeds the UVLO rising threshold, the device starts up again and resumes normal operation. Thermal Shutdown The MPM3612 employs thermal shutdown by internally monitoring the device’s junction temperature (TJ). If TJ exceeds the upper threshold (150°C), the power module shuts down. This is a non-latch protection, with about a 20°C hysteresis. Once TJ drops to about 130°C, the device initiates a soft start and resumes normal operation.

MPM3612 – 22V, 1A, ULTRA-LOW IQ STEP-DOWN POWER MODULE MPM3612 Rev. 1.0 MonolithicPower.com 16 3/15/2023 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2023 MPS. All Rights Reserved. The VOUT ripple caused by ESR is very small. In the case of POSCAP capacitors, the ESR dominates the impedance at fSW. In addition to considering ∆VOUT, the maximum COUT limitation should be also considered . Choosing a larger COUT can provide better load transient response. However, if COUT is too high, VOUT cannot reach the design value during tSS, and the device will fail to regulate. The maximum COUT (COUT_MAX) can be estimated with Equation (10): OUT _MAX LIM_ AVG OUT SS OUTC (I I ) t / V= −  (10) Where ILIM_AVG is the average start -up current during soft start, and tSS is the soft-start time. PCB Layout Guidelines Optimized PCB layout is critical for reliable operation. For the best results, refer to Figure 5 and follow the below guidelines below: 1. Place the input MLCC capacitors as close to the VIN and PGND pins as possible. 2. Maximize the VIN and GND copper plane to minimize parasitic impedance. 3. Ensure that the high -current paths ( GND, VIN, and VOUT) have short and wide traces. 4. Place as many vias as possible close to the GND pin to minimize parasitic impedance and thermal resistance. 5. Place the VCC decoupling capacitor as close as possible to the VCC and GND pins. 6. Place the external feedback resistor s as close as possible to the FB pin. VIN VOUT GND C3 GND Top Layer Top Layer Line Top Layer Copper Bottom Layer Copper Via Bottom Layer Line C1 VIN VOUTGND GND Cf Figure 5: Recommended PCB Layout Note: 10) This layout covers the full range of specs. A m uch smaller layout size can be achieved for specific cases — such as those with a higher fSW, lower VIN or IOUT — by selecting physically smaller inductors and capacitors.

MPM3612 – 22V, 1A, ULTRA-LOW IQ STEP-DOWN POWER MODULE MPM3612 Rev. 1.0 MonolithicPower.com 17 3/15/2023 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2023 MPS. All Rights Reserved. TYPICAL APPLICATION CIRCUIT MPM3612 VIN VCC GND FB VOUT VIN 22µF 20µF 3.3V/1A VOUT 3V to 22V 976kΩ 220kΩ PG EN 3.3V 100kΩ 100kΩ 4,5 EP CF 22pF Figure 6: Typical Application Circuit

MPM3612 – 22V, 1A, ULTRA-LOW IQ STEP-DOWN POWER MODULE MPM3612 Rev. 1.0 MonolithicPower.com 18 3/15/2023 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2023 MPS. All Rights Reserved.

PACKAGE INFORMATION

LGA (3mmx3mmx2mm) PACKAGE OUTLINE DRAWING FOR 8L FCMLGA (3X3MM) MF-PO-D-0488 revision 0.0 BOTTOM VIEW NOTE: 1) ALL DIMENSIONS ARE IN MILLIMETERS. 2)SHADED AREA IS THE KEEP-OUT ZONE. ANY PCB METAL TRACE AND VIA ARE NOT ALLOWED TO CONNECT TO THIS AREA ELECTRICALLY OR MECHANICALLY. 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX. 4) JEDEC REFERENCE IS MO-303. 5) DRAWING IS NOT TO SCALE. PIN 1 ID MARKING TOP VIEW PIN 1 ID INDEX AREA PIN 1 ID 0.25x45°TYP. SIDE VIEW NOTE 2 NOTE 2 RECOMMENDED LAND PATTERN

MPM3612 – 22V, 1A, ULTRA-LOW IQ STEP-DOWN POWER MODULE MPM3612 Rev. 1.0 MonolithicPower.com 19 3/15/2023 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2023 MPS. All Rights Reserved. CARRIER INFORMATION Part Number Package (3mmx3mmx2mm) 2500 N/A N/A 13in 12mm 8mm Pin1 1 1 1 1 ABCD ABCD ABCD ABCD Feed Direction

MPM3612 – 22V, 1A, ULTRA-LOW IQ STEP-DOWN POWER MODULE Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications. MPM3612 Rev. 1.0 MonolithicPower.com 20 3/15/2023 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2023 MPS. All Rights Reserved.

REVISION HISTORY

Revision # Revision Date Description Pages Updated 1.0 3/15/2023 Initial Release -