MP6001 MPS | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 13

Technical content

Monolithic Flyback/Forward DC-DC Converter INITIAL RELEASE – SPECIFICATIONS SUBJECT TO CHANGE MP6001 Rev. 0.91 www.MonolithicPower.com 1 4/5/2006 MPS Proprietary Information. Unaut horized Photocopy and Duplication Prohibited. © 2006 MPS. All Rights Reserved. The Future of Analog IC Technology TM TM

DESCRIPTION

The MP6001 is a monolithic Flyback/Forward DC-DC converter which includes a 150V power switch and is capable of delivering up to 15W output power. It can also be used for boost and SEPIC applications. The MP6001 uses the fixed-frequency peak current mode primary controller architecture. It has an internal soft-start, auto-retry, and incorporates over current, short circuit, and over-voltage protection. The MP6001 can also skip cycles to maintain zero load regulation. It has a direct optocoupler interface which bypasses the internal error amplifier when an isolated output is desired. The MP6001 is ideal for telecom applications, and is available in a compact, thermally enhanced SO8 package with an exposed pad.

FEATURES

  • Integrated 0.9 Ω 150V Power Switch
  • Cycle-by-Cycle Current Limiting
  • Programmable Switching Frequency
  • Duty Cycle Limiting with Line Feed Forward
  • Integrated 100V Startup Circuit
  • Internal Slope Compensation
  • Disable Function
  • Built-in Soft-Start
  • Line Under Voltage Lockout
  • Line Over Voltage Protection
  • Auto-Restart for Opened/Shorted Output
  • Zero Load Regulation
  • Thermal Shutdown

APPLICATIONS

  • Telecom Equipment
  • VoIP Phones, Power over Ethernet (PoE)
  • Distributed Power Conversion “MPS” and “The Future of Analog IC Technology” are Trademarks of Monolithic Power Systems, Inc. TYPICAL APPLICATION MP6001 LINE COMP FB VCC SW RT GND VIN B330AD1 1N4148 R3C3 10nF TL431 MP6001_TAC_S01 PC357 +VIN 36V~72V -VIN VOUT 5V @ 3A EFFICIENCY (%) LOAD CURRENT (A) MP6001-EC01 Efficiency vs Load Current VIN = 48V VIN = 75V VIN = 36V VOUT = 5V

MP6001 – MONOLITHIC FLYBACK/FORWARD DC-DC CONVERTER INITIAL RELEASE – SPECIFICATIONS SUBJECT TO CHANGE MP6001 Rev. 0.91 www.MonolithicPower.com 2 4/5/2006 MPS Proprietary Information. Unaut horized Photocopy and Duplication Prohibited. © 2006 MPS. All Rights Reserved. TM PACKAGE REFERENCE GND LINE FB COMP SW VIN VCC RT TOP VIEW MP6001_PD01_SOIC8N Part Number* Package Temperature MP6001DN SOIC8N –40°C to +85°C * For Tape & Reel, add suffix –Z (eg. MP6001DN–Z) For RoHS compliant packaging, add suffix –LF (eg. MP6001DN–LF–Z) ABSOLUTE MAXIMUM RATINGS (1) Recommended Operating Conditions (2) Thermal Resistance (3) θJA θJC Notes: 1) Exceeding these ratings may damage the device. 2) The device is not guaranteed to function outside of its operating conditions. 3) Measured on approximately 1” square of 1 oz copper.

ELECTRICAL CHARACTERISTICS

VCC = 5.0V, VLINE = 1.8V, RT = 10k, TA = +25°C, unless otherwise noted. Parameter Symbol Condition Min Typ Max Units Line OV Threshold Voltage V CC = 5.0V 2.85 3 3.15 V Line OV Hysteresis V CC = 5.0V 300 mV Line UV Threshold Voltage V CC = 5.0V 1.16 1.21 1.26 V Line UV Hysteresis V CC = 5.0V 100 mV VCC Upper Threshold Voltage 5.75 6.0 6.25 V VCC Lower Threshold Voltage 4.30 4.50 4.70 V Feedback Voltage V FB 1.16 1.21 1.26 V Feedback Input Current I FB V FB = 1.2V 50 nA Error Amplifier Gain Bandwidth (4) GBW 1 MHz Error Amplifier DC Gain (4) A V 60 dB Comp Output Source Current I OH V FB = 1.0V, VCOMP = 0.5V 2 mA Comp Output Sink Current I OL V FB = 1.4V, VCOMP = 2.5V 2 mA Switch-On Resistance R ON V SW = 0.1V 0.9 Ω Switch Leakage Current I LK V SW = 150V 1 µA Minimum Oscillating Frequency F MIN RT = 100k 55 KHz Maximum Oscillating Frequency F MAX RT = 10k 550 KHz Thermal Shutdown (4) 150 °C Thermal Shutdown Hysteresis (4) 30 °C Current Limit (4) I LIM 2 A Startup Current I st V IN = 20V, VCC = 4.0V 3 mA Note: 4) Guaranteed by design, not production tested.

MP6001 – MONOLITHIC FLYBACK/FORWARD DC-DC CONVERTER INITIAL RELEASE – SPECIFICATIONS SUBJECT TO CHANGE MP6001 Rev. 0.91 www.MonolithicPower.com 3 4/5/2006 MPS Proprietary Information. Unaut horized Photocopy and Duplication Prohibited. © 2006 MPS. All Rights Reserved. TM PIN FUNCTIONS Pin # Name Description 1 GND Ground. Power return and reference node. 2 LINE UV/OV Set Point. Short to gr ound to turn the controller off. 3 FB Regulation Feedback Input. Inverting input of the error amplifier. The non-inverting is internally connected to 1.2V 4 COMP Error Amplifier Output. 5 RT Oscillator Resistor and Synchronous Clock Pin. Connect an external resistor to GND for oscillator frequency setting. It can be used as a synchronous input from external oscillator clock. 6 VCC Supply Bias Voltage. 7 VIN High Voltage Startup Circuit Supply. 8 SW Output Switching Node. High voltage power N-Channel MOSFET drain output. The internal start bias current is supplied from this pin.

MP6001 – MONOLITHIC FLYBACK/FORWARD DC-DC CONVERTER INITIAL RELEASE – SPECIFICATIONS SUBJECT TO CHANGE MP6001 Rev. 0.91 www.MonolithicPower.com 4 4/5/2006 MPS Proprietary Information. Unaut horized Photocopy and Duplication Prohibited. © 2006 MPS. All Rights Reserved. TM TYPICAL PERFORMANCE CHARACTERISTICS VIN = 48V, VOUT = 5V, TA = +25ºC, unless otherwise noted. VSW 100V/div. VOUT AC Coupled 50mV/div. IL 1A/div. MP6001-TPC01 Steady State Test VIN = 48V, VOUT = 5V, IOUT = 2.7A 4ms/div. MP6001-TPC07 Start-up through Enable VIN = 48V, VOUT = 5V, IOUT = 2.7 Resistive Load MP6001-TPC05 MP6001-TPC04 Duty Cycle vs Line Voltage VSW 100V/div. VOUT 2V/div. VCC 2V/div. IL 1A/div. 100ms/div. MP6001-TPC06 Short Circuit Test Over current hiccup at VIN = 48V, IOUT = 4.4A VOUT 1V/div. VSW 50V/div. VCC 2V/div. ITRANS 1A/div. 4ms/div. MP6001-TPC08 Shut-down through Enable VIN = 48V, VOUT = 5V, IOUT = 2.7A Resistive Load VOUT 2V/div. VSW 20V/div. VSYNC 2V/div. ITRANS 1A/div. MP6001-TPC02 Synchronize Programmable Oscillator fSW = 54KHz, 60KHz of SYNC signal is applied to RT pin. MP6001-TPC03 Synchronize Programmable Oscillator fSW = 54KHz, 500KHz of SYNC signal is applied to RT pin. VOUT 2V/div. VSW 20V/div. VSYNC 2V/div. ITRANS 1A/div. LINE VOLTAGE (V) MAXIMUM DUTY CYCLE (%) VOUT 1V/div. VSW 50V/div. VCC 2V/div. ITRANS 1A/div. VOUT AC Coupled 50mV/div. ILOAD 1A/div.

MP6001 – MONOLITHIC FLYBACK/FORWARD DC-DC CONVERTER INITIAL RELEASE – SPECIFICATIONS SUBJECT TO CHANGE MP6001 Rev. 0.91 www.MonolithicPower.com 5 4/5/2006 MPS Proprietary Information. Unaut horized Photocopy and Duplication Prohibited. © 2006 MPS. All Rights Reserved. TM OPERATION The MP6001 uses programmable fixed- frequency, peak current-mode PWM with a single-ended primary architecture to regulate the output voltage. The MP6001 incorporates features such as protection circuitry and an integrated high voltage power switch into a small 8-pin SOIC. This product targets high performance, cost effective DC-DC converter applications. 1.2V EA 1.0V 1.2V 3.0V OVLO 6.5V 4.5V UVLO ERROR AMPLIFIER PWM COMPARATOR CURRENT LIMIT COMPARATOR CURRENT SENSE SLOPE COMP CLOCK THERMAL MONITOR SOFT-START CURRENT LIMIT OSC LEB RT MP6001_BD01 FB COMP LINE REGULATOR IBIAS REF VCC SW GND STARTUP CONTROL LOGIC

7 VIN

Figure 1—Functional Block Diagram

MP6001 – MONOLITHIC FLYBACK/FORWARD DC-DC CONVERTER INITIAL RELEASE – SPECIFICATIONS SUBJECT TO CHANGE MP6001 Rev. 0.91 www.MonolithicPower.com 6 4/5/2006 MPS Proprietary Information. Unaut horized Photocopy and Duplication Prohibited. © 2006 MPS. All Rights Reserved. TM High Voltage Startup The MP6001 features a 100V startup circuit, see Figure 1. When power is applied, the capacitor at the VCC pin is charged through the VIN pin. When the voltage at the VCC pin crosses 6.0V without fault, the controller is enabled. The VCC pin is then disconnected from the VIN pin and V CC voltage is discharged via the operating current. When V CC drops to 4.5V, the VCC pin is reconnected to the VIN pin and V CC will be recharged. The voltage at the VCC pin repeats this ramp cycle between 4.5V and 6.0V. The VCC pin can be powered with a voltage higher than 4.5V from an auxiliary winding to reduce the power dissipated in the internal startup circuit. The VCC pin is internally clamped at 8V. Under-Voltage and Over-Voltage Detection The MP6001 includes a line monitor circuit. Two external resistors form a voltage divider from the input voltage to GND; its tap connects to the LINE pin. The controller is operational when the voltage at the UV/OV pin is between 1.2V and 3V. When the voltage at the UV/OV pin goes out of this operating range, the controller is disabled and goes into standby mode. The LINE pin can also be used as a remote enable. Grounding the UV/OV pin will disable the controller. Error Amplifier The MP6001 includes an error amplifier with its non-inverting input connected to internal 1.2V reference voltage. The regulated voltage is fed back through a resistor network or an optocoupler to the FB pin. Figure 2 shows some common error amplifier configurations. +1.2V FB C3R3 COMP VCC PRIMARY WINDING EA +1.2V FB COMP VCC MP6001_F02 (a) Using Primary winding to provide feedback (b) Feedback is from Secondary (Common Collector) (c) Feedback is from Secondary (Common Emitter) EA +1.2V FB COMP VCC EA Figure 2—Error Amplifier Configurations

MP6001 – MONOLITHIC FLYBACK/FORWARD DC-DC CONVERTER INITIAL RELEASE – SPECIFICATIONS SUBJECT TO CHANGE MP6001 Rev. 0.91 www.MonolithicPower.com 7 4/5/2006 MPS Proprietary Information. Unaut horized Photocopy and Duplication Prohibited. © 2006 MPS. All Rights Reserved. TM Synchronize Programmable Oscillator The MP6001 oscillating frequency is set by an external resistor from the RT pin to ground. The value of RT can be calculated from: Sf KHz550k10RT ×Ω= The MP6001 can be synchronized to an external clock pulse. The frequency of the clock pulse must be higher than the internal oscillator frequency. The clock pulse width should be within 50ns to 150ns. The external clock can be coupled to the RT pin with a 100pF capacitor and a peak level greater than 3.5V. Duty Cycle Limiting with Line Feed Forward The MP6001 has a D MAX (maximum duty cycle) limit at 67.5% when the LINE pin voltage is equal to 1.3V. As V LINE increases, D MAX reduces. Maximum duty cycle can be calculated by: %100VV7.2 V7.2D LINE MAX ×⎥ Limiting the duty cycle at high line voltage protects against magnetic saturation and minimizes the output sensitivity to line transients. Auto-Restart When V CC is biased from an auxiliary winding and an open loop condition occurs, the voltage at the VCC pin increases to 6.5V. When V CC crosses the threshold voltage, the auto-restart circuit turns off the power switch and puts the controller in standby mode. When V CC drops to 4.5V, the startup switch turns on to charge V CC up again. When V CC crosses 6.0V, the switch turns off and the standby current discharges V CC back to 4.5V. After repeating the ramp cycles between the two threshold voltages 15 times, the auto-restart circuit is disabled and the controller begins soft-start.

MP6001 – MONOLITHIC FLYBACK/FORWARD DC-DC CONVERTER INITIAL RELEASE – SPECIFICATIONS SUBJECT TO CHANGE MP6001 Rev. 0.91 www.MonolithicPower.com 8 4/5/2006 MPS Proprietary Information. Unaut horized Photocopy and Duplication Prohibited. © 2006 MPS. All Rights Reserved. TM

APPLICATION INFORMATION

The frequency (f S), has big effects on the selection of the transformer (Tr), the output cap, (C2), and the input cap, (C1). The higher the frequency, the smaller the sizes for Tr, C2, and C1. However, a higher frequency also leads to higher AC power losses in the power switch, control circuitry, transformer, and in the external interconnection. The general rule states that lower the output power, higher the optimum switching frequency. For low current (<10A) applications, f S is usually 200KHz to 300KHz if synchronous rectifiers are used and 300KHz to 500KHz if Schottky rectifiers are used. Fundamental Equations The transformer turns ratio N is defined as: S P N NN = Where NP and NS are the number of turns of the primary and secondary side windings, respectively. The output voltage V O is estimated to be: N V DV IN O ×−= Where D is the duty cycle. The steady-state drain to source voltage of the primary power switch when it is off is estimated as: OINDS VNVV ×+= The steady-state reverse voltage of the Schottky diode D2 is estimated as: N VVV IN O2D += The output current is calculated as: )D1(II DO −×= Where I D is the average current through Schottky diode when it is conducting. The input current is calculated as: DII SIN ×= Where I S is the average current through the primary power switch when it is conducting. Transformer (Coupled Inductor) Design 1. Transformer Turns Ratio The transformer turns ratio determines the duty cycle range, selection of the rectifier (D2), primary side peak current, primary snubber loss, and the current as well as voltage stresses on the power switch (S). It also has effects on the selection of C1 and C2. A higher transformer turns ratio (N) means the following:

  • Higher Duty Cycle
  • Higher voltage stress on S (V DS), but lower voltage stress on D2 (VD2).
  • Lower primary side RMS current (IS(RMS)), but higher secondary side RMS current (ID2(RMS)).
  • Use of a smaller input capacitor but bigger output capacitor.
  • Lower primary side peak current (IS(PEAK)) and lower primary snubber loss.
  • Lower main switch (S) turn-on loss For a 5V power supply design, with VIN=36V~75V, below table shows the voltage stresses of the power switch (S) and the rectifier (D2). Table 1—Main Switch (S) and Rectifier (D2) Voltage Stress vs. Transformer Turns Ratio N D MAX VDS (V) VDS/0.9 (V) VD2 (V) VD2/0.9 (V) 4 0.36 119 132 38 42 5 0.41 125 139 32 36 6 0.45 131 146 28 31 7 0.49 138 153 25 28 8 0.53 144 160 23 26 9 0.56 150 167 21 24 10 0.58 156 174 20 22 11 0.60 163 181 19 21 Note: The voltage spike due to the leakage inductance of the transformer and device’s voltage rating/derating factors were considered. See power switch selection and snubber design for more information.

MP6001 – MONOLITHIC FLYBACK/FORWARD DC-DC CONVERTER INITIAL RELEASE – SPECIFICATIONS SUBJECT TO CHANGE MP6001 Rev. 0.91 www.MonolithicPower.com 9 4/5/2006 MPS Proprietary Information. Unaut horized Photocopy and Duplication Prohibited. © 2006 MPS. All Rights Reserved. TM 2. Ripple Factor of the Magnetizing Current The conduction loss in S, D2, the transformer, the snubber, and in the ESR of the input/output capacitors will increase as the ripple of the magnetizing current increases. The ripple factor r) is defined as the ratio of the peak-to-peak ripple current vs. the average current as shown in Figure 3. M M r I IK ∆= Where I M can be derived either from input or output current; )D1(N I D II 0IN M −×== MP6001_F03 IM IM ID2/N TSDTS0 Figure 3—Magnetic Current of Flyback Transformer (Reflected to Primary Side) The input/output ripple voltage will also increase with a high ripple factor, which makes the filter bigger and more expensive. On the other hand, it can help to minimize the turn-on loss of S and reverse-recovery loss due to D2. With nominal input voltage, Kr can be selected at 60%~120% for most DC-DC converters. The primary side (or magnetizing) inductance can be determined by: Mr SIN F IK TDVL ××= 3. Core Selection Pick a core based on experience or through a catalog (Refer to http://www.ferroxcube.com). Select an ER, EQ, PQ, or RM core to minimize the transformer’s leakage inductance. 4. Winding Selection Solid wire, Litz wire, PCB winding, Flex PCB winding or any combination thereof can be used as transformer winding. For low current applications, solid wire is the most cost effective choice. Consider using several wires in parallel and interleaving the winding structure for better performance of the transformer. The number of primary turns can be determined by: EMAX PF P AB ILN × Where B MAX is the allowed maximum flux density (usually below 300mT) and A E is the effective area of the core. The air gap can be estimated by: F E o L ANGap ××µ= 5. Right Half Plane Zero A Flyback converter operating in continuous mode has a right half plane (RHP) zero. In the frequency domain, this RHP zero adds not only a phase lag to the control characteristics but also increases the gain of the circuit. Typical rule of thumb states that the highest usable loop crossover frequency is limited to one third the value of the RHP zero. The expression for the location of the RHP zero in a continuous mode flyback is given by: F LOADRHPZ NDL2 )D1(Rf ×××π −×= Where R LOAD is the load resistance, L F is the magnetizing inductance on transformer primary side, and N is the transformer’s turn ratio. Reducing the primary inductance increases the RHP zero frequency which results in higher crossover frequencies.

MP6001 – MONOLITHIC FLYBACK/FORWARD DC-DC CONVERTER INITIAL RELEASE – SPECIFICATIONS SUBJECT TO CHANGE MP6001 Rev. 0.91 www.MonolithicPower.com 11 4/5/2006 MPS Proprietary Information. Unaut horized Photocopy and Duplication Prohibited. © 2006 MPS. All Rights Reserved. TM RCD Type of Snubber Design Procedure: 1. Setting VP Higher V P means higher voltage stress on the power switch, but lower power loss. Usually, V P can be set as 20%~40% of (VIN+ NxVO). VDS VP VIN N x VO VC MP6001_F06 Figure 6—Voltage Waveform of Primary Power Switch Shown in Figure 5(C) 2. Estimated RCD snubber loss is given by: VN1(PP P O LKLOSS_RCD ×+×= Where: C PLKLK fIL2 1P ××= PLK is the energy stored in the leakage inductance (LLK), which carries the peak current at the power switch turn-off. 3. Calculate values of the R D and C D of RCD snubber by: LOSS_RCD P D P VR = S DD f 1CR >>× Input Capacitor The input capacitors (C1) are chosen based upon the AC voltage ripple on the input capacitors, RMS current ratings, and voltage rating of the input capacitors. For a given AC ripple voltage, ∆V IN_PP, C1 can be derived from: PP_IN SIN V T)D1(I1C ∆ ×−×= ∆VIN_PP may affect the C1 voltage rating and converter stability. C1 RMS current has to be considered: D )D1(II IN1C_RMS −×= C1 has to have enough RMS current rating. Output Filter The simplest filter is an output capacitor (C2), whose capacitance is determined by the output ripple requirement. The current waveform in the output capacitor is mostly in rectangular shape. The full load current is drawn from the capacitors during the primary switch on time. The worse case for the output ripple occurs under low line and full load conditions. The ripple voltage can be estimated by: S OCPP0 f2C ESR also needs to be specified for the output capacitors. This is due to the step change in D2 current results in a ripple voltage that is proportional to the ESR. Assuming that the D2 current waveform is in rectangular shape, the ESR requirement is then obtained by given the output ripple voltage. )D1( ESRIV O R_PPO ESR − ×=∆ − The total ripple voltage can be estimated by:

MP6001 – MONOLITHIC FLYBACK/FORWARD DC-DC CONVERTER INITIAL RELEASE – SPECIFICATIONS SUBJECT TO CHANGE NOTICE: The information in this document is subject to change wi thout notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights ar e not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications. MP6001 Rev. 0.91 www.MonolithicPower.com 13 4/5/2006 MPS Proprietary Information. Unaut horized Photocopy and Duplication Prohibited. © 2006 MPS. All Rights Reserved. TM

PACKAGE INFORMATION

NOTE: 1) Control dimension is in inches. Dimension in bracket is millimeters. Recommended Solder Board Area: 2.80mm x 3.82mm = 10.7mm 2 (16.6mil2) 0.016(0.410) 0.050(1.270) 0o-8o DETAIL "A" 0.011(0.280) 0.020(0.508) x 45 o SEE DETAIL "A" 0.0075(0.191) 0.0098(0.249) 0.229(5.820) 0.244(6.200) SEATING PLANE 0.001(0.030) 0.004(0.101) 0.189(4.800) 0.197(5.004) 0.053(1.350) 0.068(1.730) 0.049(1.250) 0.060(1.524) 0.150(3.810) 0.157(4.000) PIN 1 IDENT. 0.050(1.270)BSC 0.013(0.330) 0.020(0.508) NOTE 2