MP38870 MPS | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 10

Technical content

3A, 14V, 600KHz Step-Down Converter with Synchronizable Gate Driver MP38870 Rev. 1.1 www.MonolithicPower.com 1 10/22/2009 MPS Proprietary Information. Unaut horized Photocopy and Duplication Prohibited. © 2009 MPS. All Rights Reserved. The Future of Analog IC Technology

DESCRIPTION

The MP38870 is a monolithic step-down switch mode converter with a built in internal high-side power MOSFET. It achieves 3A continuous output current over a wide input supply range with excellent load and line regulation. Current mode operation provides fast transient response and reliable over current protection. Fault condition protection includes cycle-by-cycle current limiting and thermal shutdown. The MP38870 requires a minimum number of readily available standard external components and is available in a space saving 3mm x 4mm 14-pin QFN package.

FEATURES

  • Wide 4.5V to 14V Operating Input Range
  • 3A Continuous Output Current
  • 80m Ω Internal Power MOSFET Switch
  • Power Good Indicator
  • Synchronous Gate Driver Delivers up to 95% Efficiency
  • Fixed 600KHz Frequency
  • External Synchronous Option: 250kHz- 1.5MHz
  • Cycle-by-Cycle Over Current Protection
  • Thermal Shutdown
  • Output Adjustable from 0.8V
  • Stable with Low ESR Output Ceramic Capacitors
  • Available in a 3mm x 4mm 14-Pin QFN Package

APPLICATIONS

  • Point of Load Regulator in Distributed Power System
  • Digital Set Top Boxes
  • Personal Video Recorders
  • Broadband Communications
  • Flat Panel Television and Monitors “MPS” and “The Future of Analog IC Technology” are Registered Trademarks of Monolithic Power Systems, Inc. TYPICAL APPLICATION SW BG FB BST 8, 9, 10 GND IN VCC EN/SYNC VOUT 3.3V @ 3A VIN PG 4, 5, 6 OFF ON EFFICIENCY (%)70 100 OUTPUT CURRENT (A) Efficiency vs. Output Current 012 3 4 VOUT=3.3V VIN=5V VIN=12V

MP38870 – 3A, 14V, 600KHz STEP-DOWN WITH SYNCHRONOUS GATE DRIVER MP38870 Rev. 1.1 www.MonolithicPower.com 2 10/22/2009 MPS Proprietary Information. Unaut horized Photocopy and Duplication Prohibited. © 2009 MPS. All Rights Reserved. PACKAGE REFERENCE TOP VIEW FB PG EN/SYNC IN IN IN N/C GND BG VCC BST SW SW SW EXPOSED PAD ON BACKSIDE CONNECT TO GROND Part Number* Package Temperature MP38870DL 3x4 QFN14 –40°C to +85°C * For Tape & Reel, add suffix –Z (eg. MP38870DL–Z) For RoHS Compliant Packaging, add suffix –LF (eg. MP38870DL–LF–Z) ABSOLUTE MAXIMUM RATINGS (1) Recommended Operating Conditions (2) Thermal Resistance (3) θJA θJC Notes: 1) Exceeding these ratings may damage the device. 2) The device is not guaranteed to function outside of its operating conditions. 3) Measured on approximately 1” square of 1 oz copper.

ELECTRICAL CHARACTERISTICS

VIN = 12V, TA = +25°C, unless otherwise noted. Parameters Symbol Condition Min Typ Max Units Feedback Voltage V FB 4.5V ≤ VIN ≤ 14V 0.788 0.808 0.828 V Feedback Current I FB V FB = 0.8V 10 nA Switch On Resistance (4) R DS(ON) 80 m Ω Switch Leakage V EN = 0V, VSW = 0V 0 10 μA Current Limit (4) 4 A Oscillator Frequency f SW V FB = 0.6V 400 600 800 KHz Fold-back Frequency V FB = 0V 60 150 240 KHz Maximum Duty Cycle V FB = 0.6V 85 90 % Minimum On Time (4) t ON 100 ns Under Voltage Lockout Threshold Rising 3.9 4.1 4.3 V Under Voltage Lockout Threshold Hysteresis 880 mV EN Input Low Voltage 0.4 V En Input High Voltage 1.2 V VEN = 2V 2 EN Input Current VEN = 0V 0 μA Synchronous Frequency Range (Low) F SYNC_L 250 300 kHz Synchronous Frequency Range (High) F SYNC_H 1.5 MHz Supply Current (Shutdown) V EN = 0V 0 10 μA Supply Current (Quiescent) V EN = 2V, VFB = 1V 0.9 1.1 mA Thermal Shutdown 150 °C BG Driver Bias Supply Voltage V CC 4.5 5 V Gate Driver Sink Impedance (4) R SINK 1 2 Ω Gate Driver Source Impedance (4) R SOURCE 4 5.5 Ω Gate Drive Current Sense Trip Threshold 20 mV

MP38870 – 3A, 14V, 600KHz STEP-DOWN WITH SYNCHRONOUS GATE DRIVER MP38870 Rev. 1.1 www.MonolithicPower.com 3 10/22/2009 MPS Proprietary Information. Unaut horized Photocopy and Duplication Prohibited. © 2009 MPS. All Rights Reserved. ELECTRICAL CHARACTERISTICS(continued) VIN = 12V, TA = +25°C, unless otherwise noted. Parameters Symbol Condition Min Typ Max Units Power Good Threshold 0.69 0.74 0.79 V Power Good Threshold Hysteresis 40 mV PG Pin Level V PG PG Sink 4mA 0.4 V Note: 4) Guaranteed by design. PIN FUNCTIONS Pin # Name Description 1 FB Feedback. An external resistor divider from the output to GND, tapped to the FB pin sets the output voltage. To prevent current limit run away during a short circuit fault condition the frequency foldback comparator lowers the oscillator frequency when the FB voltage is below 250mV. 2 PG Power Good Indicator. The output of this pin is low if the output voltage is 10% less than the nominal voltage, otherwise it is an open drain. 3 EN/SYNC On/Off Control and External Frequency Synchronization Input. 4, 5, 6 IN Supply Voltage. The MP38870 operates from a +4.5V to +14V unregulated input. C1 is needed to prevent large voltage spikes from appearing at the input. 7 N/C No Connect. 8, 9, 10 SW Switch Output.

11 BST

Bootstrap. This capacitor is needed to drive the power switch’s gate above the supply voltage. It is connected between SW and BST pins to form a floating supply across the power switch driver. 12 VCC BG Driver Bias Supply. Decouple with a 1µF ceramic capacitor. 13 BG Gate Driver Output. Connect this pin to the synchronous MOSFET Gate.

14 GND

Ground. This pin is the voltage reference for the regulated output voltage. For this reason care must be taken in its layout. This node should be placed outside of the M2 to C1 ground path to prevent switching current spikes from inducing voltage noise into the part.

MP38870 – 3A, 14V, 600KHz STEP-DOWN WITH SYNCHRONOUS GATE DRIVER MP38870 Rev. 1.1 www.MonolithicPower.com 4 10/22/2009 MPS Proprietary Information. Unaut horized Photocopy and Duplication Prohibited. © 2009 MPS. All Rights Reserved. TYPICAL PERFORMANCE CHARACTERISTICS VIN = 12V, VOUT = 3.3V, and TA = +28°C, unless otherwise noted.

MP38870 – 3A, 14V, 600KHz STEP-DOWN WITH SYNCHRONOUS GATE DRIVER MP38870 Rev. 1.1 www.MonolithicPower.com 5 10/22/2009 MPS Proprietary Information. Unaut horized Photocopy and Duplication Prohibited. © 2009 MPS. All Rights Reserved. TYPICAL PERFORMANCE CHARACTERISTICS (continued) VIN = 12V, VOUT = 3.3V, and TA = +28°C, unless otherwise noted. Load Transient Response Input Ripple Voltage IOUT=3A Output Ripple Voltage IOUT=3A Enable Startup No Load Enable Startup Full Load Power Up No Load Power Up Full Load VOUT 2V/div VIN 5V/div VOUT 2V/div VIN 50mV/div VSW 10V/div VSW 5V/div IINDUCTOR 2A/div VSW 10V/div VSW 10V/div VOUT 50mV/div VOUT 20mV/div IINDUCTOR 2A/div IINDUCTOR 2A/div IINDUCTOR 2A/div VOUT 2V/div VEN 5V/div VSW 20V/div IINDUCTOR 5A/div VOUT 2V/div VEN 5V/div VSW 20V/div VSW 10V/div IINDUCTOR 5A/div VIN 10V/div VOUT 2V/div VSW 5V/div IINDUCTOR 2A/div 400ns/div 2ms/div 4ms/div 4ms/div 2ms/div Latch Off with Output Short Circuit

MP38870 – 3A, 14V, 600KHz STEP-DOWN WITH SYNCHRONOUS GATE DRIVER MP38870 Rev. 1.1 www.MonolithicPower.com 6 10/22/2009 MPS Proprietary Information. Unaut horized Photocopy and Duplication Prohibited. © 2009 MPS. All Rights Reserved. Operation IN EN/SYNC FB SW VCC BG GND PG BST REGULATOR OSCILLATOR 600KHz DRIVER CURRENT SENSE AMPLIFIER x40 ERROR AMPLIFIER CURRENT LIMIT COMPARATOR PWM COMPARATOR DRIVER D REGULATOR REFERENCE + -- S R R Q Q 50pF 1pF POWER GOOD VBG VCCVCC VBG Figure 1—Functional Block Diagram The MP38870 is a fixed frequency, synchronous, step-down switching regulator with an integrated high-side power MOSFET and a gate driver for a low-side external MOSFET. It achieves 3A continuous output current over a wide input supply range with excellent load and line regulation. It provides a single highly efficient solution with current mode control for fast loop response and easy compensation. The MP38870 operates in a fixed frequency, peak current control mode to regulate the output voltage. A PWM cycle is initiated by the internal clock. The integrated high-side power MOSFET is turned on and remains on until its current reaches the value set by the COMP voltage. When the power switch is off, it remains off until the next clock cycle starts. If, in 90% of one PWM period, the current in the power MOSFET does not reach the COMP set current value, the power MOSFET will be forced to turn off. Error Amplifier The error amplifier compares the FB pin voltage with the internal 0.8V reference (REF) and outputs a current proportional to the difference between the two. This output current is then used to charge or discharge the internal compensation network to form the COMP voltage, which is used to control the power MOSFET current. The optimized internal compensation network minimizes the external component counts and simplifies the control loop design. Internal Regulator Most of the internal circuitries are powered from the 5V internal regulator. This regulator takes the VIN input and operates in the full VIN range. When VIN is greater than 5.0V, the output of the regulator is in full regulation. When VIN is lower than 5.0V, the output decreases. Since this internal regulator provides the bias current for the bottom gate driver that requires significant amount of current depending upon the external MOSFET selection, a 1uF ceramic capacitor for decoupling purpose is required.

MP38870 – 3A, 14V, 600KHz STEP-DOWN WITH SYNCHRONOUS GATE DRIVER MP38870 Rev. 1.1 www.MonolithicPower.com 7 10/22/2009 MPS Proprietary Information. Unaut horized Photocopy and Duplication Prohibited. © 2009 MPS. All Rights Reserved. Enable/Synch Control The MP38870 has a dedicated Enable/Synch control pin (EN/SYNC). By pulling it high or low, the IC can be enabled and disabled by EN. Tie EN to VIN for automatic start up. To disable the part, EN must be pulled low for at least 5µs. The MP38870 can be synchronized to an external clock range from 250KHz up to 1.5MHz through the EN/SYNC pin. The internal clock rising edge is synchronized to the external clock rising edge. Under-Voltage Lockout (UVLO) Under-voltage lockout (UVLO) is implemented to protect the chip from operating at insufficient supply voltage. The MP38870 UVLO comparator monitors the output voltage of the internal regulator, VCC. The UVLO rising threshold is about 4.1V while its falling threshold is a consistent 3.2V. Internal Soft-Start The soft-start is implemented to prevent the converter output voltage from overshooting during startup. When the chip starts, the internal circuitry generates a soft-start voltage (SS) ramping up from 0V to 1.2V. When it is lower than the internal reference (REF), SS overrides REF so the error amplifier uses SS as the reference. When SS is higher than REF, REF regains control. Over-Current-Protection (OCP) The MP38870 has cycle-by-cycle over current limit when the inductor current peak value exceeds the set current limit threshold. Meanwhile, output voltage starts to drop until FB is below the Under-Voltage (UV) threshold, typically 30% below the reference. Once a output UV is triggered, the MP38870 enters latch off mode. Mode is especially useful to ensure system safety under fault condition. The MP38870 exits the latch off mode once the EN or input power is re-cycled. Thermal Shutdown Thermal shutdown is implemented to prevent the chip from operating at exceedingly high temperatures. When the silicon die temperature is higher than 150 °C, it shuts down the whole chip. When the temperature is lower than its lower threshold, typically 140 °C, the chip is enabled again. Floating Driver and Bootstrap Charging The floating power MOSFET driver is powered by an external bootstrap capacitor. This floating driver has its own UVLO protection. This UVLO’s rising threshold is 2.2V with a hysteresis of 150mV. The bootstrap capacitor voltage is regulated internally by V IN through D1, M3, C4, L1 and C2 (Figure 2). If (V IN-VSW) is more than 5V, U2 will regulate M3 to maintain a 5V BST voltage across C4. VIN 5V U2 BST SW C2L1 VOUT Figure 2— Internal Bootstrap Charging Circuit Startup and Shutdown If both VIN and EN are higher than their appropriate thresholds, the chip starts. The reference block starts first, generating stable reference voltage and currents, and then the internal regulator is enabled. The regulator provides stable supply for the remaining circuitries. Three events can shut down the chip: EN low, VIN low and thermal shutdown. In the shutdown procedure, the signaling path is first blocked to avoid any fault triggering. The COMP voltage and the internal supply rail are then pulled down. The floating driver is not subject to this shutdown command.

MP38870 – 3A, 14V, 600KHz STEP-DOWN WITH SYNCHRONOUS GATE DRIVER MP38870 Rev. 1.1 www.MonolithicPower.com 8 10/22/2009 MPS Proprietary Information. Unaut horized Photocopy and Duplication Prohibited. © 2009 MPS. All Rights Reserved.

APPLICATION INFORMATION

Setting the Output Voltage The external resistor divider is used to set the output voltage (see the schematic on front page). The feedback resistor R1 also sets the feedback loop bandwidth with the internal compensation capacitor (see Figure 1). Choose R1 to be around 40.2k Ω for optimal transient response. R2 is then given by: 1V8.0 V 1R2R OUT − Table 1—Resistor Selection for Common Output Voltages VOUT (V) R1 (k Ω) R2 (k Ω) Selecting the Inductor A 1µH to 10µH inductor with a DC current rating of at least 25% percent higher than the maximum load current is recommended for most applications. For highest efficiency, the inductor DC resistance should be less than 15mΩ. For most designs, the inductance value can be derived from the following equation. OSCLIN OUTINOUT fIV )VV(VL ×Δ× −×= Where ΔIL is the inductor ripple current. Choose inductor current to be approximately 30% if the maximum load current, 3A. The maximum inductor peak current is: III L LOAD)MAX(L Δ+= Under light load conditions below 100mA, larger inductance is recommended for improved efficiency. Synchronous MOSFET The external synchronous MOSFET is used to supply current to the inductor when the internal high-side switch is off. It reduces the power loss significantly when compared to a Schottky rectifier. Table 2 lists example synchronous MOSFETs and manufacturers. Table 2—Synchronous MOSFET Selection Guide Part No. Manufacture Si7112 Vishay Si7114 Vishay AM4874 Analog Power Selecting the Input Capacitor The input current to the step-down converter is discontinuous, therefore a capacitor is required to supply the AC current to the step-down converter while maintaining the DC input voltage. Use low ESR capacitors for the best performance. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. For most applications, a 10µF capacitor is sufficient. Since the input capacitor (C1) absorbs the input switching current it requires an adequate ripple current rating. The RMS current in the input capacitor can be estimated by: × −×= IN OUT IN OUTLOAD1C V V1V VII The worse case condition occurs at V IN = 2VOUT, where: II LOAD 1C = For simplification, choose the input capacitor whose RMS current rating greater than half of the maximum load current.

MP38870 – 3A, 14V, 600KHz STEP-DOWN WITH SYNCHRONOUS GATE DRIVER MP38870 Rev. 1.1 www.MonolithicPower.com 9 10/22/2009 MPS Proprietary Information. Unaut horized Photocopy and Duplication Prohibited. © 2009 MPS. All Rights Reserved. The input capacitor can be electrolytic, tantalum or ceramic. When using electrolytic or tantalum capacitors, a small, high quality ceramic capacitor, i.e. 0.1μF, should be placed as close to the IC as possible. When using ceramic capacitors, make sure that they have enough capacitance to provide sufficient charge to prevent excessive voltage ripple at input. The input voltage ripple caused by capacitance can be estimated by: IN OUT IN OUT S LOAD IN V V1V V 1Cf IV Selecting the Output Capacitor The output capacitor (C2) is required to maintain the DC output voltage. Ceramic, tantalum, or low ESR electrolytic capacitors are recommended. Low ESR capacitors are preferred to keep the output voltage ripple low. The output voltage ripple can be estimated by: ⎛ −××=Δ 2Cf8 1RV V1Lf VV S ESR IN OUT S OUT OUT Where L is the inductor value and R ESR is the equivalent series resistance (ESR) value of the output capacitor. In the case of ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is mainly caused by the capacitance. For simplification, the output voltage ripple can be estimated by: ⎛ −× ××× IN OUT S OUT OUT V 2CLf8 VΔV In the case of tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated to: ESRIN OUT S OUT OUT RV V1Lf VΔV ×⎟⎟ ⎛ −××= The characteristics of the output capacitor also affect the stability of the regulation system. The MP38870 can be optimized for a wide range of capacitance and ESR values. PC Board Layout The high current paths (GND, IN and SW) should be placed very to the device with short, direct and wide traces. The input capacitor needs to be as close as possible to the IN and GND pins. The external feedback resistors should be placed next to the FB pin. Keep the switching node SW short and away from the feedback network. External Bootstrap Diode An external bootstrap diode may enhance the efficiency of the regulator, the applicable conditions of external BST diode are: z VOUT=5V or 3.3V; and z Duty cycle is high: D= IN OUT V V >65% In these cases, an external BST diode is recommended from the output of the voltage regulator to BST pin, as shown in Fig.3 MP38870 SW BST C L BST C 5V or 3.3V OUT External BST Diode IN4148 Figure 3—Add Optional External Bootstrap Diode to Enhance Efficiency The recommended external BST diode is IN4148, and the BST cap is 0.1~1µF.

MP38870 – 3A, 14V, 600KHz STEP-DOWN WITH SYNCHRONOUS GATE DRIVER NOTICE: The information in this document is subject to change wi thout notice. Users should warra nt and guarantee that third party Intellectual Property rights are not infringed upon w hen integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications. MP38870 Rev. 1.1 www.MonolithicPower.com 10 10/22/2009 MPS Proprietary Information. Unaut horized Photocopy and Duplication Prohibited. © 2009 MPS. All Rights Reserved.

PACKAGE INFORMATION

2.90 3.10 1.60 1.80 3.90 4.10 3.20 3.40 0.50 BSC 0.18 0.30 0.80 1.00 0.00 0.05

0.20 REF

1.70 0.50 0.25 RECOMMENDED LAND PATTERN

2.90 NOTE:

1) ALL DIMENSIONS ARE IN MILLIMETERS. 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH. 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETER MAX. 4) JEDEC REFERENCE IS MO-229, VARIATION VGED-3. 5) DRAWING IS NOT TO SCALE. PIN 1 ID SEE DETAIL A 3.30 0.70 PIN 1 ID OPTION B R0.20 TYP. PIN 1 ID OPTION A 0.30x45º TYP. DETAIL A 0.30 0.50 PIN 1 ID INDEX AREA