MM74C00 FAIRCHILD | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 6
Technical content
Features
■ Wide supply voltage range: 3V to 15V ■ Guaranteed noise margin: 1V ■ High noise immunity: 0.45 VCC (typ.) ■ Low power consumption: 10 nW/package (typ.) ■ Low power: TTL compatibility: Fan out of 2 driving 74L Ordering Code: Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code. Connection Diagrams Pin Assignments for DIP and SOIC MM74C00 Top View MM74C02 Top View MM74C04 Top View Order Number Package Number Package Description MM74C00M M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow MM74C00N N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide MM74C02N M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow MM74C04M M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow MM74C04N N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
www.fairchildsemi.com 2 MM74C00 • MM74C02 • MM74C04 Absolute Maximum Ratings(Note 1) Note 1: “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. Except for “Operating Tempera- ture Range” they are not meant to imply that the devices should be oper- ated at these limits. The table of “Electrical Characteristics” provides conditions for actual device operation. Min/Max limits apply across the guaranteed temperature range unless otherwise noted TA = 25°C, CL = 50 pF , unless otherwise specified Note 2: AC Parameters are guaranteed by DC correlated testing. Note 3: Capacitance is guaranteed by periodic testing. Note 4: C PD determines the no load AC power consumption of any CMOS device. For complete explanation see Family Characteristics Application Note— AN-90. Voltage at Any Pin −0.3V to VCC + 0.3V Operating Temperature Range −40°C to +85°C Storage T emperature Range −65°C to +150°C Operating VCC Range 3.0V to 15V Maximum V CC Voltage 18V Power Dissipation (PD ) Dual-In-Line 700 mW Small Outline 500 mW Lead Temperature (Soldering, 10 seconds) 300 °C Symbol Parameter Conditions Min Typ Max Units CMOS TO CMOS VIN(1) Logical “1” Input Voltage V CC = 5.0V 3.5 V VCC = 10V 8.0 V VIN(0) Logical “0” Input Voltage V CC = 5.0V 1.5 V VCC = 10V 2.0 V VOUT(1) Logical “1” Output Voltage V CC = 5.0V, IO = −10 µA4 . 5 V VCC = 10V, IO = −10 µA9 . 0 V VOUT(0) Logical “0” Output Voltage V CC = 5.0V, IO = 10 µA0 . 5 V VCC = 10V, IO = 10 µA1 . 0 V IIN(1) Logical “1” Input Current V CC = 15V, VIN = 15V 0.005 1.0 µA IIN(0) Logical “0” Input Current V CC = 15V, VIN = 0V −1.0 −0.005 µA ICC Supply Current V CC = 15V 0.01 15 µA LOW POWER TO CMOS VIN(1) Logical “1” Input Voltage 74C, V CC = 4.75V V CC − 1.5 V VIN(0) Logical “0” Input Voltage 74C, V CC = 4.75V 0.8 V VOUT(1) Logical “1” Output Voltage 74C, V CC = 4.75V, IO = −10 µA4 . 4 V VOUT(0) Logical “0” Output Voltage 74C, V CC = 4.75V, IO = 10 µA0 . 4 V CMOS TO LOW POWER VIN(1) Logical “1” Input Voltage 74C, V CC = 4.75V 4.0 V VIN(0) Logical “0” Input Voltage 74C, V CC = 4.75V 1.0 V VOUT(1) Logical “1” Output Voltage 74C, V CC = 4.75V, IO = −360 µA2 . 4 V VOUT(0) Logical “0” Output Voltage 74C, V CC = 4.75V, IO = 360 µA0 . 4 V OUTPUT DRIVE (see Family Characteristics Data Sheet) TA = 25°C (short circuit current) ISOURCE Output Source Current V CC = 5.0V, VIN(0) = 0V, VOUT = 0V −1.75 mA ISOURCE Output Source Current V CC = 10V, VIN(0) = 0V, VOUT = 0V −8.0 mA ISINK Output Sink Current V CC = 5.0V, VIN(1) = 5.0V, VOUT = VCC 1.75 mA ISINK Output Sink Current V CC = 10V, VIN(1) = 10V, VOUT = VCC 8.0 mA Symbol Parameter Conditions Min Typ Max Units MM74C00, MM74C02, MM74C04 tpd0, tpd1 Propagation Delay Time to V CC = 5.0V 50 90 ns Logical “1” or “0” V CC = 10V 30 60 ns C IN Input Capacitance (Note 3) 6.0 pF C PD Power Dissipation Capacitance Per Gate or Inverter (Note 4) 12 pF
3 www.fairchildsemi.com MM74C00 • MM74C02 • MM74C04 Typical Performance Characteristics Gate Transfer Characteristics Guaranteed Noise Margin Over Temperature vs VCC Power Dissipation vs Frequency MM74C00, MM74C02, MM74C04 Propagation Delay vs Ambient Temperature MM74C00, MM74C02, MM74C04 Propagation Delay vs Ambient Temperature MM74C00, MM74C02, MM74C04 Propagation Delay Time vs Load Capacitance MM74C00, MM74C02, MM74C04
www.fairchildsemi.com 4 MM74C00 • MM74C02 • MM74C04 Switching Time Waveforms and AC Test Circuit CMOS to CMOS Delays measured with input tr, tf ≤ 20 ns.
5 www.fairchildsemi.com MM74C00 • MM74C02 • MM74C04 Physical Dimensions inches (millimeters) unless otherwise noted 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow Package Number M14A
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. MM74C00 • MM74C02 • MM74C04 Quad 2-Input NAND Gate • Quad 2-Input NOR Gate • Hex Inverter LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be rea- sonably expected to result in a significant injury to the user. 2. A critical component in any component of a life support device or system whose failure to perform can be rea- sonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide Package Number N14A