MM54C240 NSC | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 6

Technical content

Features

Y Wide supply voltage range (3V to 15V) Y High noise immunity (0.45 V CC typ) Y Low power consumption Y High capacitive load drive capability Y TRI-STATE outputs Y Input protection Y TTL compatibility Y 20-pin dual-in-line package Y High speed 25 ns (typ.) @ 10V, 50 pF (MM74C244) Logic and Connection Diagrams MM54C240/MM74C240 TL/F/5905–1 MM54C240/MM74C240 Dual-In-Line Package TL/F/5905–2 Top View Order Number MM54C240 or MM74C240 MM54C244/MM74C244 TL/F/5905–3 MM54C244/MM74C244 Dual-In-Line Package TL/F/5905–4 Top View Order Number MM54C244 or MM74C244 TRI-STATEÉ is a registered trademark of National Semiconductor Corporation. C1995 National Semiconductor Corporation RRD-B30M105/Printed in U. S. A.

Absolute Maximum Ratings (Note 1) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Voltage at Any Pin b0.3V to V CC a 0.3V Operating Temperature Range MM54C240, MM54C244 b55§Ct o a125§C MM74C240, MM74C244 b40§Ct o a85§C Storage Temperature Range b65§Ct o a150§C Power Dissipation Dual-In-Line 700 mW Small Outline 500 mW Operating V CC Range 3V to 15V Absolute Maximum V CC 18V Lead Temperature (Soldering, 10 seconds) 260 §C Symbol Parameter Conditions Min Typ Max Units CMOS TO CMOS VIN(1) Logical ‘‘1’’ Input Voltage V CC e 5V 3.5 V VCC e 10V 8.0 V VIN(0) Logical ‘‘0’’ Input Voltage V CC e 5V 1.5 V VCC e 10V 2.0 V VOUT(1) Logical ‘‘1’’ Output Voltage V CC e 5V, I O eb 10 mA 4.5 V VCC e 10V, I O eb 10 mA 9.0 V VOUT(0) Logical ‘‘0’’ Output Voltage V CC e 5V, I O e 10 mA 0.5 V VCC e 10V, I O e 10 mA 1.0 V IOZ TRI-STATE Output Current V CC e 10V, OD e VIH g10 mA IIN(1) Logical ‘‘1’’ Input Current V CC e 15V, V IN e 15V 0.005 1.0 mA IIN(0) Logical ‘‘0’’ Input Current V CC e 15V, V IN e 0V b1.0 b0.005 mA ICC Supply Current V CC e 15V 0.05 300 mA CMOS/LPTTL INTERFACE VIN(1) Logical ‘‘1’’ Input Voltage 54C, V CC e 4.5V V CC b 1.5 V 74C, V CC e 4.75V V CC b 1.5 V VIN(0) Logical ‘‘0’’ Input Voltage 54C, V CC e 4.5V 0.8 V 74C, V CC e 4.75V 0.8 V VOUT(1) Logical ‘‘1’’ Output Voltage 54C, V CC e 4.5V, I O eb 450 mAV CC b 0.4 V 74C, V CC e 4.75V, I O eb 450 mAV CC b 0.4 V 54C, V CC e 4.5V, I O eb 2.2 mA 2.4 V 74C, V CC e 4.75V, I O eb 2.2 mA 2.4 V VOUT(0) Logical ‘‘0’’ Output Voltage 54C, V CC e 4.5V, I O e 2.2 mA 0.4 V 74C, V CC e 4.75V, I O e 2.2 mA 0.4 V OUTPUT DRIVE (See 54C/74C Family Characteristics Data Sheet) (Short Circuit Current) ISOURCE Output Source Current V CC e 5V, V OUT e 0V b14 b30 mA(P-Channel) T A e 25§C VCC e 10V, V OUT e 0V b36 b70 mATA e 25§C ISINK Output Sink Current V CC e 5V, V OUT e VCC 12 20 mA(N-Channel) T A e 25§C VCC e 10V, V OUT e VCC 48 70 mATA e 25§C Note 1: ‘‘Absolute Maximum Ratings’’ are those values beyond which the safety of the device cannot be guaranteed. Except for ‘‘Operating Range’’ they are not meant to imply that the devices should be operated at these limits. The table of ‘‘Electrical Characteristics’’ provides conditions for actual device operation.

Symbol Parameter Conditions Min Typ Max Units tPD(1),t PD(0) Propagation Delay (Data In to Out) MM54C240/MM74C240 V CC e 5V, C L e 50 pF 60 90 ns VCC e 10V, C L e 50 pF 40 70 ns VCC e 5V, C L e 150 pF 80 110 ns VCC e 10V, C L e 150 pF 60 90 ns MM54C244/MM74C244 V CC e 5V, C L e 50 pF 45 70 ns VCC e 10V, C L e 50 pF 25 50 ns VCC e 5V, C L e 150 pF 60 90 ns VCC e 10V, C L e 150 pF 40 70 ns t1H,t 0H Propagation Delay Output R L e 1k, C L e 50 pF Disable to High Impedance V CC e 5V 45 80 ns State (from a Logic Level) V CC e 10V 35 60 ns tH1,t H0 Propagation Delay Output R L e 1k, C L e 50 pF Disable to Logic Level V CC e 5V 50 90 ns (from High Impedance State) V CC e 10V 30 60 ns tT(HL),t T(LH) Transition Time V CC e 5V, C L e 50 pF 45 80 ns VCC e 10V, C L e 50 pF 30 60 ns VCC e 5V, C L e 150 pF 75 140 ns VCC e 10V, C L e 150 pF 50 100 ns CPD Power Dissipation (Note 3) Capacitance (Output Enabled per Buffer) MM54C240/MM74C240 100 pF MM54C244/MM74C244 100 pF (Output Disabled per Buffer) MM54C240/MM74C240 10 pF MM54C244/MM74C244 0 pF CIN Input Capacitance V IN e 0V, f e 1 MHz, T A e 25§C 10 pF(Any Input) CO Output Capacitance V IN e 0V, f e 1 MHz, T A e 25§C 10 pF(Output Disabled) *AC Parameters are guaranteed by DC correlated testing. Note 1: ‘‘Absolute Maximum Ratings’’ are those values beyond which the safety of the device cannot be guaranteed. Except for ‘‘Operating Range’’ they are not meant to imply that the devices should be operated at these limits. The table of ‘‘Electrical Characteristics’’ provides conditions for actual device operation. Note 2: Capacitance is guaranteed by periodic testing. Note 3: CPD determines the no load AC power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics Application Note, AN-90. Typical Application TL/F/5905–5

X e Don’t Care Z e TRI-STATE ODB IB OB 1X Z 1X Z 00 0 01 1 Typical Performance Characteristics N-Channel Output Drive at 25 §C TL/F/5905–6 P-Channel Output Drive at 25 TL/F/5905–7 MM54C240/MM74C240 Propagation Delay vs. Load Capacitance TL/F/5905–8 MM54C244/MM74C244 Propagation Delay vs. Load Capacitance TL/F/5905–9

AC Test Circuits and Switching Time Waveforms tpd0,t pd1 TL/F/5905–10 CMOS to CMOS TL/F/5905–11 t1H and t H1 t1H tH1 TL/F/5905–12 TL/F/5905–13 Note: VOH is defined as the DC output high voltage when the device is loaded with a1k X resistor to ground. t0H and t H0 t0H tH0 TL/F/5905–14 TL/F/5905–15 Note: VOL is defined as the DC output low voltage when the device is loaded with a 1k X resistor to V CC. Note: Delays measured with input t r,t f s 20 ns.

MM54C240/MM74C240 Inverting, MM54C244/MM74C244 Non-Inverting Octal Buffers and Line Drivers with TRI-STATE Outputs Physical Dimensions inches (millimeters) Ceramic Dual-In-Line Package (J) Order Number MM54C240J, MM54C244J, MM74C240J or MM74C244J See NS Package Number J20A Molded Dual-In-Line Package (N) Order Number MM54C240N, MM54C244N, MM74C240N or MM74C244N See NS Package Number N20A LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or 2. A critical component is any component of a life systems which, (a) are intended for surgical implant support device or system whose failure to perform can into the body, or (b) support or sustain life, and whose be reasonably expected to cause the failure of the life failure to perform, when properly used in accordance support device or system, or to affect its safety or with instructions for use provided in the labeling, can effectiveness. be reasonably expected to result in a significant injury to the user. National Semiconductor National Semiconductor National Semiconductor National Semiconductor Corporation Europe Hong Kong Ltd. Japan Ltd.

1111 West Bardin Road Fax: (

a49) 0-180-530 85 86 13th Floor, Straight Block, Tel: 81-043-299-2309 Arlington, TX 76017 Email: cnjwge @ tevm2.nsc.com Ocean Centre, 5 Canton Rd. Fax: 81-043-299-2408 Tel: 1(800) 272-9959 Deutsch Tel: ( a49) 0-180-530 85 85 Tsimshatsui, Kowloon Fax: 1(800) 737-7018 English Tel: ( a49) 0-180-532 78 32 Hong Kong Fran3ais Tel: ( a49) 0-180-532 93 58 Tel: (852) 2737-1600 Italiano Tel: ( a49) 0-180-534 16 80 Fax: (852) 2736-9960 National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.