M24164 STMICROELECTRONICS | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 21
Technical content
16 Kbit Serial I²C Bus EEPROM
Figure 1. Packages
Data bytes are not acknowledged. Figure 5. Maximum RL Value versus Bus Capacitance (CBUS ) for an I2C Bus
the bus master, and the other as the slave device. and will not respond unless one is given. (SDA) on the rising edge of Serial Clock (SCL). Table 2. Device Select Code Note: 1. The most significant bit, b7, is sent first.
Figure 6. I2C Bus Protocol Table 3. Operating Modes
1 X reSTART, Device Select, RW = 1
Figure 7. Write Mode Sequences with WC=1 (data write inhibited) a Device Select Code with the RW bit reset to 0. bit, and then waits for the data byte. acknowledged, as shown in Figure 7. Write, the internal memory Write cycle is triggered. trigger the internal Write cycle.
Figure 8. Write Mode Sequences with WC
Figure 9. Write Cycle Polling Flowchart using ACK data from its internal latches to the memory cells. – Initial condition: a Write cycle is in progress.
Figure 10. Read Mode Sequences Note: 1. The seven most significant bits of the Device Select Code of a Random Read (in the 1st and 3rd bytes) must be identical. the state of the Write Control (WC) signal. the transfer with a Stop condition.
transfer with a Stop condition, as shown in Figure 10, without acknowledging the byte. Sequential Read This operation can be used after a Current Ad- dress Read or a Random Address Read. The bus master does acknowledge the data byte output, and sends additional clock pulses so that the de- vice continues to output the next byte in sequence. To terminate the stream of bytes, the bus master must not acknowledge the last byte, and must generate a Stop condition, as shown in Figure 10. The output data comes from consecutive address- es, with the internal address counter automatically incremented after each byte output. After the last memory address, the address counter ‘rolls-over’, and the device continues to output data from memory address 00h. Acknowledge in Read Mode For all Read commands, the device waits, after each byte read, for an acknowledgment during the th bit time. If the bus master does not drive Serial Data (SDA) Low during this time, the device termi- nates the data transfer and switches to its Stand- by mode.
Table 4. Absolute Maximum Ratings
Table 5. Operating Conditions (M24164) Table 6. Operating Conditions (M24164-W) Table 7. AC Measurement Conditions Note: 1. Output Hi-Z is defined as the point where data out is no longer driven. Figure 11. AC Measurement I/O Waveform
Table 8. Capacitance
- Sampled only, not 100% tested.
Table 9. DC Characteristics (M24164) Table 10. DC Characteristics (M24164-W)
Table 11. AC Characteristics (M24164) Note: 1. For a reSTART condition, or following a Write cycle.
- Sampled only, not 100% tested.
- To avoid spurious START and STOP conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.
Table 12. AC Characteristics (M24164-W) Note: 1. For a reSTART condition, or following a Write cycle.
- Sampled only, not 100% tested.
- To avoid spurious START and STOP conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.
Figure 12. AC Waveforms
PDIP8 – 8 pin Plastic DIP, 0.25mm lead frame Notes: 1. Drawing is not to scale. PDIP8 – 8 pin Plastic DIP, 0.25mm lead frame PDIP-B A L be D c eA eB E Symb. mm inches A 5.33 0.210 A1 0.38 0.015 eB 10.92 0.430
SO8 narrow – 8 lead Plastic Small Outline, 150 mils body width Note: Drawing is not to scale. SO8 narrow – 8 lead Plastic Small Outline, 150 mils body width SO-a E N CP B e A D C LA1 α H h x 45˚ Symb. mm inches A 1.35 1.75 0.053 0.069 A1 0.10 0.25 0.004 0.010 B 0.33 0.51 0.013 0.020 C 0.19 0.25 0.007 0.010 D 4.80 5.00 0.189 0.197 E 3.80 4.00 0.150 0.157 H 5.80 6.20 0.228 0.244 h 0.25 0.50 0.010 0.020 L 0.40 0.90 0.016 0.035 α 0° 8° 0° 8° N8 8 CP 0.10 0.004
Table 13. Ordering Information Scheme
REVISION HISTORY
Table 14. Document Revision History 23-Oct-2001 2.0 Document reformatted.
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is registered trademark of STMicroelectronics All other names are the property of their respective owners © 2001 STMicroelectronics - All Rights Reserved STMicroelectronics group of companies Austalia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.