MK45H01 STMICROELECTRONICS | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 16

Technical content

STA 7) SGS-THOMSON MK45H01,02,03 © MICROELECTRONICS MK45H11,12,13 VERY FAST CMOS 512/1K/2K x 9 BiPORT FIFO = FIRST-IN-FIRST-OUT MEMORY BASED ARCHITECTURE A = FLEXIBLE x 9 ORGANIZATIONS: a ss ~ MK45HO1, 11 (512 x 9) - — MK45HO02, 12 (1K x 9) —MK45HO3, 13 (2K x 9) ay on = LOW POWER, HIGH SPEED HCMOS TECH- ! ! NOLOGY = ASYNCHRONOUS AND SIMULTANEOUS PDIP28 (N) PspiP2s (N) READWRITE = FULLY EXPANDABLE IN WORD WIDTH AND DEPTH = EMPTY AND FULL WARNING FLAGS = RETRANSMIT CAPABILITY = HALF-FULL FLAG IN SINGLE DEVICE MODE PLocs2 (kK) DESCRIPTION Figure 1. Pin Connections The MK45HO1,11,02, 12,03, 13 are BIPORT™FIFO memories from SGS-THOMSON Microelectronics, adv wh Xe which utilize special two-port memory cell tech- oad? a hos niques. Specifically, these devices implement a o3q3 26 f 05 First-In-First-Out (FIFO) algorithm, featuring asyn- orgs hoe chronous read/write operations, full, empty, and orgs ho? half full status flags, and unlimited expansion ca- oo qe 2p FLAT pability in both word size and depth. The full and FA? mcasinne 2 BRS empty flags are provided to prevent data overflow and ods ob OF underfiow. a1 19 3p a7 a2 fm sh 06 as or el Fo rs ; ageziss veda abo ppttts February 1992 1/16 821

Figure 2. Block Diagram asynchronous read/write operations, provided the —_in the single device configuration. expansion modes. The retransmit function allows absolute location.

26 L577 S¢S:THomson

without ever becoming full or empty. input (W), provided that the Full Flag (FF) is not set. Figure 3. Write and Full Flag Waveforms

of the locations in the static storage array. The . Figure 4. Read and Empty Flag Waveforms

416 G57 SSS:THOMSON

the first location. Reset is required after power up, “quired state of and XI during Reset. before a WRITE operation can begin. Figure 7. Reset Waveforms Note : HF, EF and FF may change status during Reset, but fags wil be val at esc.

The MK45HXX can be made to retransmit (re-read high, and must remain high for tara afterwards. the array, but will not affect the position of the write not compatible with Depth Expansion. Figure 8. Retransmit Waveforms

of the next write operation, the half full flag (HF) will strates Depth Expansion using two MK4SHXXs. between the write pointer and read pointer is less MKASHXXs. be set to generate the composite FF or EF). Figure 11. Half Full Flag Waveforms

57 S¢S:THoMsON one

  1. The first device must be cesionated by ground. ected only to Expansion In pins, the user does not
  2. Allother devices must have FLinthe high state. pin pairs.
  3. The Expansion Out (XO) pin of each device Expansion Out pulses are the identical to the

Figures 13 and 14 illustrate the timing of the Ex- writing and reading a last available location. Figure 12. A Two Device Depth Expansion Configuration

not begin writing until after an Expansion In pulse. time, txin, must be observed. Figure 13. Expansion Out Waveforms

7 LOCATION

5 S&S:THOMSON ie

Figure 14. Expansion In Waveforms Applications, which require data buffering between __EXPalnsion may be used in this mode.

MK45H01,11,02,12,03,13 ABSOLUTE MAXIMUM RATINGS [Symisi [Poor wt a [er [ouptomes —e Note : This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation RECOMMENDED DC OPERATING CONDITIONS (0°C < Ta < +70°C) rr [ve [Sev ts es a a a Me hn BV on the BO pin for Mason, 11, 02.12 DC ELECTRICAL CHARACTERISTICS (0°C < Ta <+70°C, Voc= +5V4 10%) [symeot [rarer [tnx [ tate [| [es [Awa VesPowersppyGamn [| tao | ma |_| ee | > [immemaoor || Tm Tt (Inputs > Voc -0.2V) [reign Covet [| me a i [va [oaeaiene ovine r= eanw [| ee |v [+ | ‘Notes : 1. ioc measurements are made with outputs open.

5 RSWwou's Von Veo,

CAPACITANCE (Ta= 25°C, f= 1MHz) [amo [ Paanewr [oe [wm [um [me [6 | asneeoniaras [| i 834

Figure 17. Equivalent Output Load Circuit

57 S&S:THoMSON 15/16

MK45H01,11,02,12,03,13

ORDERING INFORMATION

Example: MK45HO2 N 25 TT N PDIP28 25 25ns and/or PSDIP28 35 36ns kK PLocs2 50 50ns 65 65ns 12 120ns For a list of available options of Package and Speed, refer to the Selector Guide in this Data Book or to the current Memory Shortform Catalogue. For further information on any aspect of this device, please contact our Sales Office nearest you. 16/16 . 836