MK3771-17

MK3771-17 RENESAS | Alldatasheet

Document overview

• Manufacturer or author: Provided By alldatasheet.com(free datasheet download site)
• PDF pages: 10

Technical content

Features

• Packaged in 28-pin SSOP
• Pb (lead) free package
• HDTV frequencies of 74.25 and 74.175824 MHz
• On-chip patented VCXO with pull range of 200 ppm (minim um)
• VCXO tuning voltage of 0 to 3.3 V
• Supports Ethernet with 20 and 25 MHz clocks
• Modem clocks of 11.0592 and 24.576 MHz option
• Audio clocks support 32 kHz, 44.1 kHz, 48 kHz and 96 kHz sampling rates
• Zero ppm synthesis error in all clocks (all exactly track 27MH z VCXO)
• Uses an inexpensive 13.5 MHz crystal
• Full CMOS output swings with 12 mA output
• drive capability at TTL levels
• Advanced, low power, sub-micron CMOS process
• 3.3 V ±5% operating supply Block Diagram Voltage Controlled Crystal Oscillator Divide Logic PLL Clock Synthesis Circuitry AS2:0 BS1, BS0 CS VIN

3 Audio Clock

13.5 MHz

108 MHz or 27 MHz

54 MHz or 27 MHz

27 MHz

13.5 MHz or 27 MHz

VCXO AND HDTV SET-TOP CLOCK SOURCE VCXO AND SYNTHESIZER IDT™ VCXO AND HDTV SET-TOP CLOCK SOURCE 2 MK3771-17 REV E 051310 Pin Assignment Audio Clocks (MHz) B and C Clocks (MHz) VCXO Clocks (MHz) AS2 AS1 AS0 ACLK 000 8 . 1 9 2 0 0 1 11.2896 0 1 0 12.288 0 1 1 16.9344 1 0 0 16.384 1 0 1 22.5792 1 1 0 18.432 1 1 1 24.576 VDD VDD CS AS2 GND GND GND GND VCLK3 BCLK CCLK1 CCLK2 VS BS1 ACLK VDD VDD VIN VCLK4 GND VDD VCLK1 VCLK2 BS0 X2 AS0 AS1 BS1 BS0 CS BCLK CCLK1 CCLK2 0 0 0 74.175 20 25 0 0 1 74.175 11.0592 24.576 0 1 0 74.25 20 25 0 1 1 74.25 11.0592 24.576 M0 0 5 . 0 6 2 0 2 5 M 0 1 5.06 11.0592 24.576 M 1 0 10.12 20 25 M 1 1 10.12 11.0592 24.576 100 4 8 2 0 2 5 10 M 4 8 7 . 3 7 2 8 2 4 1 0 1 48 11.0592 24.576 1 1 0 14.318 20 25 1 1 M 14.318 7.3728 28.636 1 1 1 14.318 11.0592 24.576 VS VCLK1 VCLK2 VCLK3 VCLK4 02 7 2 7 2 7 1 0 8 M 27 54 13.5 108 1 2 72 72 72 7

VCXO AND HDTV SET-TOP CLOCK SOURCE VCXO AND SYNTHESIZER IDT™ VCXO AND HDTV SET-TOP CLOCK SOURCE 3 MK3771-17 REV E 051310 Pin Descriptions KEY: I = Input TI = Tri-level O = Output P = Power supply connection XI, XO= Crystal connections Pin Number Pin Name Pin Type Pin Description 1 BS0 I B clock select 0. 2 X2 XO Crystal connection. Connect to a pullable 13.5 MHz crystal. 3 X1 XI Crystal connection. Connect to a pullable 13.5 MHz crystal. 4, 5, 7, 8, 22 VDD P Connect to +3.3 V. 6 VIN I Analog control voltage for VCXO. Pulls outputs ±100 ppm by varying from 0 to 3.3 V. 9 CS TI Communications Clock Select. Selects CCLK 1 and 2 per table above. Internal pull-up. 10, 11, 19, 20, 24 GND P Connect to ground. 12 BCLK O B clock output. Determined by status of AS2:0 per table above. 13 VS TI VCXO Clock Select. Selects frequencies on VCLK1-VCLK4 per table above. 14 ACLK O Audio Clock Output. Determined by status of AS2:0 per table above. 15 CCLK2 O Communications Clock Output 2. Determined by status of CS per table above. 16 BS1 TI B Clock Select 1. Selects BCLK frequency. See table above. 17 CCLK1 O Communications Clock Output 1. Determined by status of CS per table above. 18 VCLK3 O VCXO Clock output 3. Can be either 27 or 13.5 MHz per table above. 21 AS2 I Audio Clock Select pin 2. Selects Audio clock on pin 14 per table above. Internal pull-up. 23 VCLK4 O VCXO Clock output 4. Can be either 27 or 108 MHz per table above. 25 VCLK1 O VCXO Clock output 1. Always 27 MHz. 26 VCLK2 O VCXO Clock output 2. Can be either 27 or 54 MHz per table above. 27 AS0 I Audio Clock Select pin 0. Selects Audio clock on pin 14 per table above. Internal pull-up. 28 AS1 I Audio Clock Select pin 1. Selects Audio clock on pin 14 per table above. Internal pull-up.

VCXO AND HDTV SET-TOP CLOCK SOURCE VCXO AND SYNTHESIZER IDT™ VCXO AND HDTV SET-TOP CLOCK SOURCE 4 MK3771-17 REV E 051310 External Component Selection The MK3771-17 requires a minimum number of external components for proper operation. Decoupling Capacitors Decoupling capacitors of 0.01µF should be connected between VDD and GND on pins 3 and 6, and on pins 13 and 14, as close to the MK3771-17 as possible. For optimum device performance, the decoupling capacitors should be mounted on the component side of the PCB. Avoid the use of vias in the decoupling circuit. Series Termination Resistor When the PCB traces between the clock outputs and the loads are over 1 inch, series termination should be used. To series terminate a 50Ω trace (a commonly used trace impedance) place a 33Ω resistor in series with the clock line, as close to the clock output pin as possible. The nominal impedance of the clock output is 20Ω. Quartz Crystal The MK3771-17 VCXO function consists of the external crystal and the integrated VCXO oscillator circuit. To assure the best system performance (frequency pull range) and reliability, a crystal device with the recommended parameters must be used, and the layout guidelines discussed in the following section must be followed. The frequency of oscillation of a quartz crystal is determined by its “cut” and by the load capacitors connected to it. The MK3771-17 incorporates on-chip variable load capacitors that “pull” (change) the frequency of the crystal. The crystal specified for use with the MK3771-17 is designed to have zero frequency error when the total of on-chip + stray capacitance is 14 pF . The external crystal must be connected as close to the chip as possible and should be on the same side of the PCB as the MK3771-17. There should be no vias between the crystal pins and the X1 and X2 device pins. There should be no signal traces underneath or close to the crystal. Please see application note MAN05 for recommended crystal parameters and suppliers. Crystal Tuning Load Capacitors The crystal traces should include pads for small fixed capacitors, one between X1 and ground, and another between X2 and ground. Stuffing of these capacitors on the PCB is optional. The need for these capacitors is determined at system prototype evaluation, and is influenced by the particular crystal used (manufacture and frequency) and by PCB layout. The typical required capacitor value is 1 to 4 pF . To determine the need for and value of the crystal adjustment capacitors, you will need a PC board of your final layout, a frequency counter capable of about 1 ppm resolution and accuracy, two power supplies, and some samples of the crystals which you plan to use in production, along with measured initial accuracy for each crystal at the specified crystal load capacitance, CL. To determine the value of the crystal capacitors: Conn ect VDD of the MK3771-17 to 3.3 V. Connect pin 4 of the MK3771-17 to the second power supply. Adjust the v oltage on pin 4 to 0V. Measure and record the frequency of the CLK output. Adjust the voltage on pin 4 to 3.3 V. Measure and record the frequency of the same output. To calculate the centering error: Where: f target = nominal crystal frequency errorxtal =actual initial accuracy (in ppm) of the crystal being measured If the centering error is less than ±25 ppm, no adjustment is needed. If the centering error is more than 25ppm negative, the PC board has excessive stray capacitance and a new PCB layout should be considered to reduce stray capacitance. (Alternately, the crystal may be re-specified to a higher load capacitance. Contact IDT for details.) If the centering error is more than 25ppm positive, add identical fixed centering capacitors from each crystal pin to ground. The value for each of these caps (in pF) is given by: Error 10 6x f3.3V fte targ–() f0V fte targ–()+ fte targ

VCXO AND HDTV SET-TOP CLOCK SOURCE VCXO AND SYNTHESIZER IDT™ VCXO AND HDTV SET-TOP CLOCK SOURCE 5 MK3771-17 REV E 051310 External Capacitor = 2 x (centering error)/(trim sensitivity) Trim sensitivity is a parameter which can be supplied by your crystal vendor. If you do not know the value, assume it is 30 ppm/pF . After any changes, repeat the measurement to verify that the remaining error is acceptably low (typically less than ±25ppm). Absolute Maximum Ratings Stresses above the ratings listed below can cause permanent damage to the MK3771-17. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range. Recommended Operation Conditions Item Rating Supply Voltage, VDD 7 V All Inputs and Outputs -0.5 V to VDD+0.5 V Ambient Operating Temperature 0 to +70 ° C Storage Temperature -65 to +150 ° C Junction Temperature 125 ° C Soldering Temperature 260 ° C Parameter Min. Typ. Max. Units Ambient Operating Temperature 0 +70 ° C Power Supply Voltage (measured in respect to GND) +3.15 +3.3 +3.45 V

VCXO AND HDTV SET-TOP CLOCK SOURCE VCXO AND SYNTHESIZER IDT™ VCXO AND HDTV SET-TOP CLOCK SOURCE 6 MK3771-17 REV E 051310 Unless stated otherwise, VDD = 3.3 V ±5%, Ambient Temperature 0 to +70° C Unless stated otherwise, VDD = 3.3 V ±5%, Ambient Temperature 0 to +70° C Notes: 1. With all clocks at highest MHz. 2. With a pullable crystal that conforms to IDT’s specifications. Parameter Symbol Conditions Min. Typ. Max. Units Operating Voltage VDD 3.15 3.3 3.45 V Input High Voltage VIH Except TI pins 2 V Input Low Voltage VIL Except TI pins 0.8 V Input High Voltage VIH All TI pins VDD-0.5 V Input Low Voltage VIL All TI pins 0.5 V Output High Voltage V OH IOH = -12 mA 2.4 V Output Low Voltage VOL IOH = 12 mA 0.4 V Output High Voltage V OH CMOS level, IOH = -8 mA VDD-0.4 V Operating Supply Current IDD No load, Note 1 28 mA Power Down Mode Supply Current 15 µA Short Circuit Current Each output ±50 mA Input Capacitance C IN 5p F Frequency Synthesis Error All clocks 0 ppm VIN, VCXO Control Voltage 03 .3 V Parameter Symbol Conditions Min. Typ. Max. Units Input Frequency FIN 13.50000 MHz Output Clock Rise Time tOR 0.8 V to 2.0 V 1.5 ns Output Clock Fall Time tOF 2.0 V to 0.8 V 1.5 ns Output Clock Duty Cycle tOD At VDD/2 40 60 % Maximum Absolute Jitter, short term ±250 ps VCXO Gain VIN = VDD/2 ±1 V 100 ppm/V Crystal Pullability 0V < VIN < 3.3 V, Note 2 ±100 ppm

VCXO AND HDTV SET-TOP CLOCK SOURCE VCXO AND SYNTHESIZER IDT™ VCXO AND HDTV SET-TOP CLOCK SOURCE 7 MK3771-17 REV E 051310 Thermal Characteristics Marking Diagram Marking Diagram (Pb free) Notes: 2. YYWW is the last two digits of the year, and the week number that the part was assembled. 3. “LF” designates Pb free packaging. Parameter Symbol Conditions Min. Typ. Max. Units Thermal Resistance Junction to Ambient θJA Still air 100 ° C/W θJA 1 m/s air flow 80 ° C/W θJA 3 m/s air flow 67 ° C/W Thermal Resistance Junction to Case θJC 60 ° C/W 28 15 MK3771-17R YYWW 1 14 28 15 MK3771-17RLF YYWW

VCXO AND HDTV SET-TOP CLOCK SOURCE VCXO AND SYNTHESIZER IDT™ VCXO AND HDTV SET-TOP CLOCK SOURCE 8 MK3771-17 REV E 051310 Package Outline and Package Dimensions (28-pin SSOP, 150 mil Body, 0.025 mm Pitch) Package dimensions are kept current with JEDEC Publication No. 95, MO-153

Ordering Information

“LF” denotes Pb (lead) free package. While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments. Part / Order Number Marking Shipping Packaging Package Temperature MK3771-17RLF MK3771-17RLF Tubes 28-pin SSOP 0 to +70 ° C MK3771-17RLFTR MK3771-17RLF Tape and Reel 28-pin SSOP 0 to +70 ° C INDEX AREA 1 2 D E1 E SEATING PLANE A AA e - C - b aaa C c L Millimeters Inches Symbol Min Max Min Max A 1 . 3 51 . 7 5. 0 5 3. 0 6 9 A1 0.10 0.25 .0040 .010 A2 -- 1.50 -- .059 b 0 . 2 00 . 3 0. 0 0 8. 0 1 2 C 0 . 1 80 . 2 5. 0 0 7. 0 1 0 D 9.80 10.00 .386 .394 E 5 . 8 06 . 2 0. 2 2 8. 2 4 4 E1 3.80 4.00 .150 .157 e 0.635 Basic 0.025 Basic L 0 . 4 01 . 2 7. 0 1 6. 0 5 0 α 0° 8° 0° 8°

© 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names a nd marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA Corporate Headquarters Integrated Device Technology, Inc. www.idt.com For Sales 800-345-7015 408-284-8200 Fax: 408-284-2775 For Tech Support www.idt.com/go/clockhelp Innovate with IDT and accelerate your future networks. Contact: www.IDT.com MK3771-17 VCXO AND HDTV SET-TOP CLOCK SOURCE VCXO AND SYNTHESIZER

© 202 Renesas Electronics Corporation. All rights reserved. IMPORTANT NOTICE AND DISCLAIMER RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products. ('LVFODLPHURev.1.0 Mar 2020) Corporate Headquarters Contact Information TOYOSU FORESIA, 3-2-24 Toyosu, For further information on a product, technology, the most Koto-ku, Tokyo 135-0061, Japan up-to-date version of a document, or your nearest sales www.renesas.com office, please visit: www.renesas.com/contact/ Trademarks Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.