MK3727D RENESAS | Alldatasheet

Document overview

  • Manufacturer or author: Provided By alldatasheet.com(free datasheet download site)
  • PDF pages: 8

Technical content

Features

  • 24 to 36 MHz output frequency range (output frequency = 2x cr ystal frequency)
  • Uses an inexpensive 12 to 18 MHz external crystal
  • Ideal for ADSL applications using 17.664 MHz external pullable crystal to generate locked 35.328 MHz cloc k ph ysical layer clock
  • Ideal for set-top box applications using 13.5 MHz external pulla ble crystal to generate lock 27 MHz clock transport video clock
  • On-chip VCXO with guaranteed pull range of ±115 ppm minim um
  • VCXO input tuning voltage 0 to 3.3 V
  • Packaged in 8-pin SOIC (150 mil wide)
  • Available in Pb-free packaging Block Diagram 24 to 36 MHz (2x Crystal Frequency) Voltage Controlled Crystal Oscillator PLL Frequency Doubler VIN 12 to 18 MHz Pullable Crystal

LOW COST 24 TO 36 MHZ 3.3 VOLT VCXO VCXO AND SYNTHESIZER IDT™ / ICS™ LOW COST 24 TO 36 MHZ 3.3 VOLT VCXO 2 MK3727D REV M 030806 Pin Assignment Pin Descriptions VDD VIN GND GND NC CLK X21 8-Pin (150 mil) SOIC Pin Number Pin Name Pin Type Pin Description 1 XI Input Crystal connection. Connect to the external pullable crystal. 2 VDD Power Connect to +3.3 V (0.01 µf decoupling capacitor recommended). 3 VIN Input Voltage input to VCXO – 0 to 3.3 V analog input which controls the oscillation frequency of the VCXO. 4 GND Power Connect to ground. 5 CLK Output Clock output. 6 NC — No internal connection (may connect to ground or VDD). 7 GND Power Connect to ground. 8 X2 Input Crystal connection. Connect to the external pullable crystal.

LOW COST 24 TO 36 MHZ 3.3 VOLT VCXO VCXO AND SYNTHESIZER IDT™ / ICS™ LOW COST 24 TO 36 MHZ 3.3 VOLT VCXO 3 MK3727D REV M 030806 External Component Selection The MK3727D requires a minimum number of external components for proper operation. Decoupling Capacitor A decoupling capacitor of 0.01µF must be connected between VDD and GND, as close to these pins as possible. For optimum device performance, the decoupling capacitor should be mounted on the component side of the PCB. Avoid the use of vias in the decoupling circuit. Series Termination Resistor When the PCB trace between the clock output (CLK, pin 5) and the load is over 1 inch, series termination should be used. To series terminate a 50Ω trace (a commonly used trace impedance), place a 33Ω resistor in series with the clock line, as close to the clock output pin as possible. The nominal impedance of the clock output is 20Ω. Quartz Crystal The MK3727D VCXO function consists of the external crystal and the integrated VCXO oscillator circuit. To assure the best system performance (frequency pull range) and reliability, a crystal device with the recommended parameters (shown below) must be used, and the layout guidelines discussed in the following section shown must be followed. The frequency of oscillation of a quartz crystal is determined by its “cut” and by the load capacitors connected to it. The MK3727D incorporates on-chip variable load capacitors that “pull” (change) the frequency of the crystal. The crystal specified for use with the MK3727D is designed to have zero frequency error when the total of on-chip + stray capacitance is 14 pF . Recommended Crystal Parameters: Initial Accuracy at 25 °C ±20 ppm Temperature Stability ±30 ppm Aging ±20 ppm Load Capacitance 14 pf Shunt Capacitance, C0 7 pF Max C0/C1 Ratio 250 Max Equivalent Series Resistance 35 Ω Max The external crystal must be connected as close to the chip as possible and should be on the same side of the PCB as the MK3727D. There should be no vias between the crystal pins and the X1 and X2 device pins. There should be no signal traces underneath or close to the crystal. Crystal Tuning Load Capacitors The crystal traces should include pads for small fixed capacitors, one between X1 and ground, and another between X2 and ground. The need for these capacitors is determined at system prototype evaluation, and is influenced by the particular crystal used (manufacture and frequency) and by PCB layout. The typical required capacitor value is 1 to 4 pF . The procedure for determining the value of these capacitors can be found in application note MAN05.

LOW COST 24 TO 36 MHZ 3.3 VOLT VCXO VCXO AND SYNTHESIZER IDT™ / ICS™ LOW COST 24 TO 36 MHZ 3.3 VOLT VCXO 4 MK3727D REV M 030806 Absolute Maximum Ratings Stresses above the ratings listed below can cause permanent damage to the MK3727D. These ratings, which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range. Recommended Operation Conditions VDD=3.3 V ±5% , Ambient temperature 0 to +70°C, unless stated otherwise Item Rating Supply Voltage, VDD 7 V All Inputs and Outputs -0.5 V to VDD+0.5 V Ambient Operating Temperature 0 to +70 °C Storage Temperature -65 to +150 °C Soldering Temperature 260 °C Parameter Min. Typ. Max. Units Ambient Operating Temperature 0 +70 °C Power Supply Voltage (measured in respect to GND) +3.15 +3.45 V Reference crystal parameters Refer to page 3 Parameter Symbol Conditions Min. Typ. Max. Units Operating Voltage VDD 3.15 3.45 V Output High Voltage V OH IOH = -12 mA 2.4 V Output Low Voltage V OL IOL = 12 mA 0.4 V Output High Voltage (CMOS Level) VOH IOH = -4 mA VDD-0.4 V Operating Supply Current IDD Output = 27 MHz, no load 10 mA Short Circuit Current I OS ±50 mA VIN, VCXO Control Voltage V IA 03 . 3 V

LOW COST 24 TO 36 MHZ 3.3 VOLT VCXO VCXO AND SYNTHESIZER IDT™ / ICS™ LOW COST 24 TO 36 MHZ 3.3 VOLT VCXO 5 MK3727D REV M 030806 VDD = 3.3 V ±5%, Ambient Temperature 0 to +70° C, unless stated otherwise Note 1: External crystal device must conform with Pullable Crystal Specifications listed on page 3. Thermal Characteristics Parameter Symbol Conditions Min. Typ. Max. Units Output Frequency F O VCXO Crystal frequency = 1/2 Output 24 36 MHz Crystal Pullability F P 0V< VIN < 3.3 V, Note 1 + 115 ppm V CXO Gain VIN = VDD/2 + 1 V, Note 1 120 ppm/V Output Rise Time t OR 0.8 to 2.0 V, CL=15 pF 1.5 ns Output Fall Time tOF 2.0 to 0.8 V, CL=15 pF 1.5 ns Output Clock Duty Cycle t D Measured at 1.4 V, CL=15 pF 45 50 55 % Maximum Output Jitter, short term t J CL=15 pF 100 ps Parameter Symbol Conditions Min. Typ. Max. Units Thermal Resistance Junction to Ambient θ JA Still air 150 °C/W θJA 1 m/s air flow 140 °C/W θJA 3 m/s air flow 120 °C/W Thermal Resistance Junction to Case θJC 40 °C/W

LOW COST 24 TO 36 MHZ 3.3 VOLT VCXO VCXO AND SYNTHESIZER IDT™ / ICS™ LOW COST 24 TO 36 MHZ 3.3 VOLT VCXO 6 MK3727D REV M 030806 Package Outline and Package Dimensions (8-pin SOIC, 150 Mil. Narrow Body) Package dimensions are kept current with JEDEC Publication No. 95

Ordering Information

Parts that are ordered with a “LF” suffix to the part number are the Pb-Free configuration and are RoHS compliant. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems (ICS) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments. Part / Order Number Marking Shipping Packaging Package Temperature MK3727D MK3727D Tubes 8-pin SOIC 0 to +70 °C MK3727DTR MK3727D Tape and Reel 8-pin SOIC 0 to +70 °C MK3727DLF 3727DLF Tubes 8-pin SOIC 0 to +70 °C MK3727DLFTR 3727DLF Tape and Reel 8-pin SOIC 0 to +70 °C MK3727D-DPK — Tested die in waffle pack 0 to +70°C INDEX AREA 1 2 D E SEATING PLANE A e - C - B .10 (.004) C C L H h x 45 Millimeters Inches S y m b o l M i nM a xM i nM a x A 1.35 1.75 .0532 .0688 A1 0.10 0.25 .0040 .0098 B 0.33 0.51 .013 .020 C 0.19 0.25 .0075 .0098 D 4.80 5.00 .1890 .1968 E 3.80 4.00 .1497 .1574 e 1.27 BASIC 0.050 BASIC H 5.80 6.20 .2284 .2440 h 0.25 0.50 .010 .020 L 0.40 1.27 .016 .050 α 0° 8° 0° 8°

© 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names a nd marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA Corporate Headquarters Integrated Device Technology, Inc.

6024 Silver Creek Valley Road

San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.) Asia Pacific and Japan Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G

435 Orchard Road

#20-03 Wisma Atria Singapore 238877 +65 6 887 5505 Europe IDT Europe, Limited Prime House Barnett Wood Lane Leatherhead, Surrey United Kingdom KT22 7DE +44 1372 363 339 For Sales 800-345-7015 408-284-8200 Fax: 408-284-2775 For Tech Support <product line email> <product line phone> Innovate with IDT and accelerate your future networks. Contact: www.IDT.com MK3727D LOW COST 24 TO 36 MHZ 3.3 VOLT VCXO VCXO AND SYNTHESIZER

© 202 Renesas Electronics Corporation. All rights reserved. IMPORTANT NOTICE AND DISCLAIMER RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products. ('LVFODLPHURev.1.0 Mar 2020) Corporate Headquarters Contact Information TOYOSU FORESIA, 3-2-24 Toyosu, For further information on a product, technology, the most Koto-ku, Tokyo 135-0061, Japan up-to-date version of a document, or your nearest sales www.renesas.com office, please visit: www.renesas.com/contact/ Trademarks Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.