MPD8021 MICREL | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 2

Technical content

Features

  • 12 N-channel, 100V, 200mA, 10Ω , fully-floating DMOS power FETs (can be paralleled for 100V, 2.4A, 0.83Ω single, half-bridge, or bilateral switches)
  • 40 high-voltage PMOS FETs (for level shifting, high-voltage amplifiers)
  • 12 high-voltage 200Ω , DMOS FETs (for level shifting, voltage amplifiers)
  • 20 high-voltage, grounded-source, DMOS FETs (for level shifting, current mirrors)
  • >100 uncommitted CMOS gates
  • 12 CMOS/TTL I/O buffers
  • 13 low-voltage CMOS tile arrays (for op amps, comparators, digital circuitry)
  • 14 dual-collector PNPs and 12 NPNs (for trimmed bandgaps, low-offset amplifiers or com- parators, temperature sensor)
  • 3-bit trimming network (for production trimmed bandgaps or offsets)
  • High- and low-value resistors and capacitors (>1MΩ total resistance, 45pF total capacitance)
  • 12V and 6V zener diodes (gate-to-source clamps, voltage references)
  • 67 I/O pads (36 include 2kV ESD protection)
  • Guaranteed –55°C to +150°C operation
  • Several package options
  • Low-cost prototyping program
  • Design support via Internet

Applications

  • 2 φ and 3φ motor control
  • High-voltage, controlled-slew, bus drivers
  • High-voltage display drivers
  • Lamp drivers with current limit and overtemperature protection
  • Relay and solenoid drivers
  • Half- and full-bridge drivers
  • Multioutput switching power supplies
  • High-voltage linear power supplies
  • High-voltage signal processing MPD8021 World-Wide Web Site
  • http://www.micrel.com — select “ e ” or “Custom Solutions”
  • e-mail: help@ezanalog.com

DMOS Output Device Breakdown (BVDSS ), Note 4.+110V DMOS Drain Current General Note:Devices are ESD protected; however, handling precau- tions are recommended. Note 1: VSUB is the substrate bias voltage. Note 2: V+ is the positive ESD clamp potential, user specificed up to +100V. Note 3: Maximum voltage across low-voltage analog or digital MOS. Note 4: DMOS source-to-body shorted to substrate at 0V. Note 5: VGS = 15V. Note 6: 5µs pulse, 10% duty cycle. Note 7: Measured relative to source-to-body short. Note 8: Measured between any two pins. Operating Ratings Electrical and Physical Summary Bipolar Devices CMOS Logic Devices Resistance MPD8021-0002 Kit Part High-Voltage Characterization Array‡ (includes matching pair) ‡ This device is suitable for curve tracer or bench-top characterization of various device types included in the MPD8021 array. This device is a supplement to the design information available in the Internet Design Kit. MPD8021-0001 Kit Part High-Voltage PWM Controller with CMOS to high-voltage level shifters and crossover protection logic High-voltage charge pump for high-side drive with integral high-side current mirror with PTAT voltage output (usable for thermal shutdown) Floating logic input Undervoltage lockout † Digital cells and miscellaneous components are not accessible from the pins of this device.

Ordering Information

Part Number Type Temperature Range Package MIC8021-xxxx* custom –55 °C to +125°C customer specified MIC8021-0001 kit part –55 °C to +125°C 68-pin PLCC MIC8021-0002 kit part –55 °C to +125°C 68-pin PLCC * custom part number. Package markings customer specificed.