MCXA132 NXP | Alldatasheet

Document overview

  • Manufacturer or author: Provided By alldatasheet.com(free datasheet download site)
  • PDF pages: 76

Technical content

Datasheet sections

  • 1 Feature Comparison
  • 2 Ratings
  • 2.1 Thermal handling ratings
  • 2.2 Moisture handling ratings
  • 2.3 ESD handling ratings
  • 2.4 Voltage and current maximum ratings
  • 2.4.1 Voltage and current maximum ratings
  • 2.5 Required Power-On-Reset (POR) Sequencing
  • 3 General
  • 3.1 AC electrical characteristics
  • 3.2 Nonswitching electrical specifications
  • 3.2.2 HVD, LVD, and POR operating requirements
  • 3.2.2.1 VDD supply HVD, LVD, and POR Operating
  • 3.2.3 Voltage and current operating behaviors
  • 3.2.4 On-chip regulator electrical specifications
  • 3.2.4.1 LDO_CORE electrical specifications
  • 3.2.6 Power consumption operating behaviors
  • 3.2.6.1 Power consumption operating behaviors
  • 3.2.7 EMC radiated emissions operating behaviors
  • 3.2.8 Designing with radiated emissions in mind
  • 3.2.9 Capacitance attributes
  • 3.3 Switching specifications
  • 3.3.1 Device clock specs
  • 3.3.2 General switching specifications
  • 3.3.2.1 General switching specifications
  • 3.4 Thermal specifications
  • 3.4.1 Thermal operating requirements
  • 3.4.2 Thermal attributes
  • 4 Peripheral operating requirements and behaviors
  • 4.1 Core modules
  • 4.1.1 Debug trace operating behaviors
  • 4.1.2 JTAG Debug Interface Timing
  • 4.1.3 Serial Wire Debug (SWD) Timing
  • 4.2 Clock modules
  • 4.2.1 Reference Oscillator Specification
  • 4.2.1.1 System Crystal Oscillator Specification
  • 4.2.1.2 System Oscillator Crystal Specifications
  • 4.2.1.3 System Oscillator Crystal Specifications
  • 4.2.2 FRO-192M specifications
  • 4.2.3 FRO-12M specifications
  • 4.2.4 FRO16K specifications
  • 4.3 Memories and memory interfaces
  • 4.3.1 Flash electrical specifications
  • 4.3.1.1 Timing specifications
  • 4.3.1.2 Flash high voltage current behavior
  • 4.3.1.3 Flash reliability specifications
  • 4.4 Analog
  • 4.4.1 ADC electrical specifications
  • 4.4.1.1 ADC operating conditions
  • 4.4.1.2 I/O mux resistance table
  • 4.4.1.3 ADC electrical characteristics
  • 4.4.2 Comparator and 8-bit DAC electrical
  • 4.5 Timers
  • 4.6 Communication interfaces
  • 4.6.1 LPUART
  • 4.6.2 LPSPI switching specifications
  • 4.6.2.1 LPSPI master mode timing
  • 4.6.2.2 LPSPI slave mode timing
  • 4.6.3 LPI2C timing
  • 4.6.4 I2C 1 Mbps timing
  • 4.6.5 I2C HS mode timing
  • 4.6.6 I3C Push-Pull Timing Parameters for SDR
  • 4.6.7 USB Full-speed device electrical specifications
  • 4.7 Human Machine Interface (HMI) modules
  • 4.7.1 General Purpose Input/Output (GPIO)
  • 5 Package dimensions
  • 5.1 Obtaining package dimensions
  • 6 Pinout
  • 6.1 MCXA153, A152, 143, A142, A133, A132
  • 6.2 MCXA153, A152, 143, A142, A133, A132
  • 6.3 Recommended connection for unused analog
  • 7 Ordering parts
  • 7.1 Determining valid orderable parts
  • 8 Part identification
  • 8.1 Description
  • 8.2 Part number format
  • 8.3 Example
  • 8.4 Small package marking
  • 8.4.1 Package marking information
  • 9 Terminology and guidelines
  • 9.1 Definitions
  • 9.2 Examples
  • 9.3 Typical-value conditions
  • 9.4 Relationship between ratings and operating

Features

  • Arm Cortex-M33 48MHz(A14x) or 96MHz(A15x, A13x) with 381 CoreMark (3.97 CoreMark/MHz)
  • Up to 128 KB Flash, 32 KB SRAM, up to 8 KB SRAM with ECC
  • All RAM can be retained down to Deep Power Down mode
  • -40 °C to 125 °C temperature range
  • Down to 53 μA/MHz active current, 6.5 μA Power Down mode with all SRAM retntion 394 nA Deep Power Down current Core
  • Arm 32-bit Cortex-M33 CPU, no FPU, no DSP extension instruction set, no TrustZone, no MPU Memories
  • Single-bank Flash: Up to 128 KB FLASH with ECC (support one bit correction and two bits detection)
  • Cache Engine with 4 KB RAM
  • Up to 32 KB RAM, configurable as up to 8 KB RAM with ECC (support single bit correction, two bits detection)
  • All RAM can be retained down to Deep Power Down mode
  • 16 KB ROM Security
  • 128-bit Universal Unique Identifier (UUID) per device in accordance with IETF's RFC4122 version 5 specification
  • Device lifecycle management
  • Flash read/write/execute permission protect by MBC and lockable
  • Implicit-protected Flash Region (IFR)
  • Security Monitoring — Code Watchdog for code flow integrity checking — GLIKEY enhances protection against attacks to gain unauthorized access to sensitive registers Low-Power Performance
  • Active: 53 μA/MHz in Active Mode (While(1) executing from flash, 3.3 V @25 °C )
  • Deep Sleep: 20.28 μA, 7.4 μs wake-up ( 3.3 V @25 °C)
  • Power Down: 6.5 μA, 17.1 μs wake-up (full SRAM retention, 3.3 V@ 25 °C)
  • Deep Power Down: 394 nA, 2.36 ms wake-up (wake timer disabled, reset pin enabled, all SRAM off, 3.3 V @25 °C) System and Clocks
  • 192 MHz MHz free-running oscillator (FRO192M)
  • 12 MHz free-running oscillator (FRO12M) MCXA13x MCXA14x MCXA15x LQFP64 10 x 10 x 1. 4 mm, 0.5 mm HVQFN32 5 x 5 x 0.9 mm, 0.5 mm HVQFN48 7 x 7 x 0.9 mm, 0.5 mm MCXA153, A152, A143, A142, A133, A132 Data Sheet Arm® Cortex®-M33 48MHz or 96MHz 32-bit MCU, up to 128KB Flash Rev. 4 — Sept 2024 Data Sheet: Technical Data NXP reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.
  • 16 kHz free-running oscillator (FRO16k)
  • Up to 50 MHz crystal oscillator
  • Hardware and Software Watchdogs
  • Asynchronous DMA modules (4-channels) Communication interfaces
  • 2x LPSPI, 1x LPI2C, 3x LPUART
  • 1x I3C
  • USB Full-speed (Device) with on-chip FS PHY Advanced Motor Control
  • 1x FlexPWM each with 3 submodules, providing 6 complementary outputs of PWM (no Nanoedge module)
  • 1x Quadrature Decoder (eQDC)
  • 1x AOI (AND/OR/INVERT) module support up to 4 output trigger Analog
  • 1x 16-bit ADC — up to 3.2 Msps in 16-bit mode, and 4 Msps in 12-bit mode — up to 24 ADC Input channels (depending on the package) — one integrated temperature sensor
  • 2x Low power Comparators (LPCMP) with 8 input pins and 8-bit DAC as internal reference — 1x LPCMP is functional down to Deep Power Down mode Timers
  • 3x 32-bit standard general-purpose asynchronous timers/counters, which support up to four capture inputs and four compare outputs, PWM mode, and external count input. Specific timer events can be selected to generate DMA requests
  • Low power timer
  • Frequency measurement timer
  • Windowed watchdog Timer
  • Wake timer
  • Micro-tick timer (UTICK)
  • OS event timer General-purpose input/outputs
  • Up to 52 GPIOs — Up to eight 20 mA IO — 50 MHz IO on P1 and P3 — Up to 19-pin wake-up sources function down to Deep Power Down mode — Support 1.71 V~3.6 V IO supply range Power Management
  • Integrated voltage regulator — Core LDO, other LDOs
  • Operating voltage: 1.71 V to 3.6 V NXP Semiconductors MCXA153, A152, A143, A142, A133, A132 Data Sheet, Rev. 4, Sept 2024 Data Sheet: Technical Data 2 / 76
  • IOs: 1.71 V - 3.6 V full-performance Target Applications Industrial
  • Energy Storage and Management System
  • Smart Metering
  • Factory Automation
  • Industrial HMI
  • Mobile Robotics Ecosystem
  • Motion Control and Robotics
  • Motor Drives
  • Brushless DC Motor (BLDC) Control
  • Permanent Magnet Synchronous Motor (PMSM) Smart Home
  • Home Control Panel
  • Major Home Appliances
  • Robotic Appliance
  • Smart Speaker
  • Soundbar
  • Gaming Accessories
  • Smart Lighting
  • Smart Power Socket and Light Switch Part Number Marking Core Speed (MHz) Flash (KB) SRAM (KB) GPIOs Pin Count Package Packing MCXA153VLH MCXA153VLH 96 128 32 52 64 LQFP Tray MCXA153VFT MCXA153VFT 96 128 32 41 48 HVQFN Tray MCXA153VFM MCXA153VFM 96 128 32 26 32 HVQFN Tray MCXA152VLH MCXA152VLH 96 64 16 52 64 LQFP Tray MCXA152VFT MCXA152VFT 96 64 16 41 48 HVQFN Tray MCXA152VFM MCXA152VFM 96 64 16 26 32 HVQFN Tray MCXA143VLH MCXA143VLH 48 128 32 52 64 LQFP Tray MCXA143VFT MCXA143VFT 48 128 32 41 48 HVQFN Tray MCXA143VFM MCXA143VFM 48 128 32 26 32 HVQFN Tray MCXA142VLH MCXA142VLH 48 64 16 52 64 LQFP Tray MCXA142VFT MCXA142VFT 48 64 16 41 48 HVQFN Tray MCXA142VFM MCXA142VFM 48 64 16 26 32 HVQFN Tray Table continues on the next page... NXP Semiconductors MCXA153, A152, A143, A142, A133, A132 Data Sheet, Rev. 4, Sept 2024 Data Sheet: Technical Data 3 / 76

Table continued from the previous page... Table 1. Device Revision Number Table 2. Related Resources structure and function (operation) of a device. information for a particular device mask set.

  • HVQFN 48-pin: 98ASA01637D
  • HVQFN 32-pin:98ASA02110D Software development kit MCUXpresso SDK. An open source software development kit (SDK) built specifically for your processor and evaluation board selections. http://www.nxp.com/mcuxpresso NXP Semiconductors MCXA153, A152, A143, A142, A133, A132 Data Sheet, Rev. 4, Sept 2024 Data Sheet: Technical Data 4 / 76

16 KB ROM w/boot loader

Figure 1. Block Diagram

Figure 2. Bus Architecture

9.5 Guidelines for ratings and operating

1 Feature Comparison

Part Number MCXA133 MCXA132 MCXA143 MCXA142 MCXA153 MCXA152 Core Platform Core Cortex- M33

96 MHz 96 MHz 48 MHz 48 MHz 96 MHz 96 MHz

(WUU) YES Peripheral Input Multiplexing (INPUTMUX) YES Clock FRO192M 192 MHz 192 MHz 48 MHz 48 MHz 192 MHz 192 MHz FRO12M 12 MHz FRO16K 16.384 KHz System Crystal Oscillator (SOSC) 8-50 MHz Memory Flash 128 kB 64 kB 128 kB 64 kB 128 kB 64 kB SRAM 32 kB including 8 kB with ECC 16 kB including 8 kB with ECCC 32 kB including 8 kB with ECC 16 kB including 8 kB with ECCC 32 kB including 8 kB with ECC 16 kB including 8 kB with ECCC Error Injection Module (EIM) YES Error Recording Module (ERM) YES Security Life Cycle for Read Out Protection (ROP) YES Memory Block Checker (MBC) YES GLIKEY YES UUID 128-bit Code Watchdog (CDOG) Table continues on the next page... NXP Semiconductors Feature Comparison MCXA153, A152, A143, A142, A133, A132 Data Sheet, Rev. 4, Sept 2024 Data Sheet: Technical Data 9 / 76

Table continued from the previous page... Cyclic Redundancy Check (CRC) Communica tion Interfaces LPI2C 1 LPUART 3 LPSPI 2 I3C 1 USB FS Device 0 0 1 1 1 1 Analog Low Power Comparator (LPCMP) ADC 1 Motor Control FlexPWM 1 AND/OR INVERT (AOI) Enhanced Quadrature Decoder (eQDC) Timer Standard counter/timers (CTimer) Low-Power Timer (LPTMR) Micro-Tick Timer (UTICK) OS Event Timer Windowed Watchdog Timer Frequency Measurement (FREQME) Wake Timer 1 5V tolerant IO 1 Table continues on the next page... NXP Semiconductors Feature Comparison MCXA153, A152, A143, A142, A133, A132 Data Sheet, Rev. 4, Sept 2024 Data Sheet: Technical Data 10 / 76

Table continued from the previous page...

50 MHz IO 3 Up to 15

  1. P3_27, P3_28 are 5V tolerant IOs.
  2. 50 MHz IOs are located on P1, P3 ports
  3. Show the package types and GPIO numbers
  4. Package is not available on this part

2 Ratings

2.1 Thermal handling ratings

Table 3. Thermal handling ratings

  1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
  2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic

Solid State Surface Mount Devices.

2.2 Moisture handling ratings

Table 4. Moisture handling ratings

  1. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic

Solid State Surface Mount Devices.

2.3 ESD handling ratings

Table 5. ESD handling ratings Table continues on the next page...

Table 5. ESD handling ratings (continued)

  1. Determined according to ANSI/ESDA/JEDEC Standard JS-001-2023, For Electrostatic Discharge Sensitivity Testing,

Human Body Model (HBM) - Device Level.

  1. Determined according to ANSI/ESDA/JEDEC Standard JS-002-2022, For Electrostatic Discharge Sensitivity Testing,

Charged Device Model (CDM) - Device Level.

  1. Determined according JEDEC Standard JESD78F, IC Latch-Up Test.

2.4 Voltage and current maximum ratings

2.4.1 Voltage and current maximum ratings

Table 6. Voltage and current maximum ratings VDIO Digital input voltage -0.3 — VDD + 0.

  1. Analog pins are defined as pins that do not have an associated general-purpose I/O port function.
  2. This limit is per supply pin. It includes all power pins, including VDD, VDD_ANA, VDD_USB.

2.5 Required Power-On-Reset (POR) Sequencing

  • VDD and VDD_ANA must be same voltage

3 General

3.1 AC electrical characteristics

at the 20% and 80% points, as shown in the following figure. Figure 3. Input signal measurement reference

3.2 Nonswitching electrical specifications

3.2.1 Voltage and current operating requirement

Table 7. Voltage and current operating requirement VDD_ANA Supply voltage for ADC VDD - 0. Table continues on the next page...

Table 7. Voltage and current operating requirement (continued)

  1. All I/O pins are internally clamped to VSS and VDD through an ESD protection diode. If VIN is greater than
  2. Open drain outputs must be pulled to whichever supply voltage corresponds to that IO, VDD as appropriate.

3.2.2 HVD, LVD, and POR operating requirements

  • VDD

3.2.2.1 VDD supply HVD, LVD, and POR Operating Requirements

Table 8. VDD supply HVD, LVD, and POR Operating Requirements Table continues on the next page...

Table 8. VDD supply HVD, LVD, and POR Operating Requirements (continued)

3.2.3 Voltage and current operating behaviors

Table 9. Voltage and current operating behaviors Table continues on the next page...

Table 9. Voltage and current operating behaviors (continued)

0.27 V)/3

  1. For the HD pads, when setting DSE1=1, the IOH/IOL are four times higher at the same VOH/VOL.
  2. RESET_B pins are always configured in high drive mode
  3. Open drain outputs must be pulled to VDD
  4. Only I3C pins support this option
  5. Only RESET_B pins support this option.

3.2.4 On-chip regulator electrical specifications

3.2.4.1 LDO_CORE electrical specifications

Table 10. LDO_CORE electrical specifications

3.2.5 Power mode transition operating behaviors

  • CPU clock = 48 MHz
  • AHB clock = 48 MHz
  • Clock source = FIRC NXP Semiconductors General MCXA153, A152, A143, A142, A133, A132 Data Sheet, Rev. 4, Sept 2024 Data Sheet: Technical Data 16 / 76

3.2.5.1 Power mode transition operating behaviors

Table 11. Power mode transition operating behaviors

  1. Max value is mean+3 × sigma of tested values at the worst case of ambient temperature range and VDD 1.71 V to 3.6 V.

Max values are based on characterization but not covered by test limits in production.

  1. Typical value is the average of values tested at Temperature=25 ℃ and VDD=3.3 V
  2. WFE used for low-power mode entry
  3. SPC->LPWKUP_DELAY[LPWKUP_DELAY] = 0x00 and the Core voltage level is configured as same level for active and

low power mode (SPC->ACTIVE_CFG[CORELDO_VDD_LVL]=SPC->LP_CFG[CORELDO_VDD_LVL] = 01b).

  1. SPC->LPWKUP_DELAY[LPWKUP_DELAY] = 0x5B and the Core voltage level is configured as different level

3.2.6 Power consumption operating behaviors

  • Specifications below only include power for the MCU itself including VDD, VDD_ANA
  • VDD_USB current draw are not included
  • On top of the device's IDD current consumption, external loads applied to pins of the device need to be considered

3.2.6.1 Power consumption operating behaviors

Table 12. Power consumption operating behaviors Table continues on the next page...

Table 12. Power consumption operating behaviors (continued)

48 MHz; AHB_CLK = 48

96 MHz; AHB_CLK = 96

Table continues on the next page...

Table continues on the next page...

  1. SD: standard drive, core voltage is 1.1V. MD: middle drive, core voltage is 1.0V

3.2.7 EMC radiated emissions operating behaviors

EMC measurements to IC-level IEC standards are available from NXP on request.

3.2.8 Designing with radiated emissions in mind

  1. Perform a keyword search for “EMC design”.

3.2.9 Capacitance attributes

Table 13. Capacitance attributes

3.3 Switching specifications

3.3.1 Device clock specs

Table 14. Device clock specs

3.3.2 General switching specifications

These general-purpose specifications apply to all signals configured for GPIO, LPUART, LPI2C, LPI3C, LPSPI functions.

3.3.2.1 General switching specifications

Refer to attached pinout spreadsheet. Table 15. General switching specifications Table continues on the next page...

Table 15. General switching specifications (continued) Table continues on the next page...

  1. The synchronous and asynchronous timing must be met.
  2. This is the shortest pulse that is guaranteed to be recognized
  3. For the HD I/O pins, setting DSE1 = 1 will support the same rise/fall time at 4x the load capacitance. For the 5VTOL I/O
  4. Assumes default values in CALIB1 and CALIB0 in PORTS
  5. Load is 25 pF for DSE=0. Load is 100 pF for DSE=2 or DSE=3. Drive strength and slew rate are configured using

PORTx_PCRn[DSE1], PORTx_PCRn[DSE], and PORTx_PCRn[SRE].

3.4 Thermal specifications

3.4.1 Thermal operating requirements

Table 16. Thermal operating requirements

  1. The device may operate at maximum TA rating as long as TJ maximum of 125 °C is not exceeded. The simplest method to

determine TJ is: TJ = TA + RθJA*chip power dissipation.

  1. Operating at maximum conditions for extended periods may affect device reliability. Refer to Product Lifetime Usage
  2. The device operating specification is not guaranteed beyond 125 °C TJ.
  1. The maximum operating requirement applies to all chapters unless otherwise specifically stated.

3.4.2 Thermal attributes

Table 17. Thermal attributes

  1. Thermal test board meets JEDEC specification for this package (JESD51-7)
  2. Determined in accordance to JEDEC JESD51-2A natural convection environment. Thermal resistance data in this report is
  3. Junction-to-Case top thermal resistance determined using an isothermal cold plate. Case temperature refers to the mold
  4. Junction-to-Case top thermal resistance determined using an isothermal cold plate.
  5. Junction-to-Case (Bottom) thermal resistance determined using an isothermal cold plate. Case temperature refers to the

4 Peripheral operating requirements and behaviors

4.1 Core modules

4.1.1 Debug trace operating behaviors

Table 18. Debug trace operating behaviors

Figure 4. TRACE_CLKOUT specifications Figure 5. Trace data specifications

4.1.2 JTAG Debug Interface Timing

The following table gives the JTAG specifications in debug interface mode. Table 19. JTAG Debug Interface Timing Table continues on the next page...

Table 19. JTAG Debug Interface Timing (continued) TDOC represents the TDO bit frame of the scan packet in compact JTAG 2-wire mode. Figure 6. Test clock input timing

Figure 7. Boundary scan (JTAG) timing Figure 8. JTAG-DP/TAP timing

4.1.3 Serial Wire Debug (SWD) Timing

The following table gives the Serial Wire Debug specifications for the device. Table 20. Serial Wire Debug (SWD) Timing Table continues on the next page...

4.2 Clock modules

4.2.1 Reference Oscillator Specification

temperature, mechanical, and aging excursions. The table below shows typical specifications for the Crystal Oscillator.

4.2.1.1 System Crystal Oscillator Specification

Table 21. System Crystal Oscillator Specification

  1. When a crystal is being used with the oscillator, the EXTAL and XTAL pins should only be connected to required oscillator

components and must not be connected to any other devices.

  1. This specification is for an externally supplied clock driven to EXTAL and does not apply to any other clock input.

4.2.1.2 System Oscillator Crystal Specifications. Table 22. System Oscillator Crystal Specifications.

  1. Maximum crystal equivalent series resistance for 16 MHz is 80 ohms with 2 pF shunt capacitance.
  2. Dependent on crystal specifications, proper PC board layout procedures must be followed to achieve specifications

Figure 11. Crystal Electrical Block Diagram

4.2.1.3 System Oscillator Crystal Specifications

Table 23. System Oscillator Crystal Specifications.

  1. This is based on simulation

4.2.2 FRO-192M specifications

Table 24. FRO-192M specifications Table continues on the next page...

Table 24. FRO-192M specifications (continued)

4.2.3 FRO-12M specifications

Table 25. FRO-12M specifications

4.2.4 FRO16K specifications

Table 26. FRO16K specifications

4.3 Memories and memory interfaces

4.3.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

4.3.1.1 Timing specifications

4.3.1.1.1 Flash command time specifications

Table 27. Flash command time specifications Table continues on the next page...

Table 27. Flash command time specifications (continued)

  1. Based on simulation with 3 pulse programming for typ, 6 pulse programming for max.
  2. Based on TSMC specification for erase sector time with no added time for verification and overhead.

4.3.1.2 Flash high voltage current behavior

Table 28. Flash high voltage current behavior

  1. See the Power Management chapter in the reference manual for the specific VDD voltage supply powering the flash array.

4.3.1.3 Flash reliability specifications

Table 29. Flash reliability specifications

10 K 500 K — cycles Program Flash —

100 K 500 K — cycles Program Flash —

  1. Sector cycling endurance represents the number of Program/Erase cycles on a single sector at -40°C ≤ Tj ≤ 125°C.
  2. For devices with a single flash block, sectors must be located within the last 256 KB of the flash main memory. For devices

4.4 Analog

4.4.1 ADC electrical specifications

4.4.1.1 ADC operating conditions

Table 30. ADC operating conditions Table continues on the next page...

Table 30. ADC operating conditions (continued)

  1. Minimum VDDAD/VREFH is 2.4 V in high-speed mode
  2. For devices that do not have a dedicated VREFL and VSS_ANA pins, VREFL and VSS_ANA are tied to VSS internally.
  3. ADC selected inputs and unselected dedicated inputs must not exceed VDD_ANA during an ADC conversion. Unselected

between the source and the ADC input pin.

  1. If VREFH is less than VDD_ANA, then voltage inputs greater than VREFH but less than VDD_ANA are allowed but result
  2. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as
  3. If the input come through a mux in the IO pad, add the IO Mux Resistance Adder value to the resistance for the channel
  4. There are several types of ADC inputs. To see which channels correspond to which type of ADC inputs, see channel index

4.4.1.2 I/O mux resistance table

Table 31. I/O mux resistance table

Figure 12. ADC input impedance equivalency diagram

4.4.1.3 ADC electrical characteristics

Table 32. ADC electrical characteristics

6 MHz Clock,

24 MHz clock,

64 MHz Clock,

Table continues on the next page...

Table 32. ADC electrical characteristics (continued)

64 MHz, HS=1, AVGS

Table continues on the next page...

  1. Typical values are for reference only and are not tested in production
  2. The ADC supply current depends on the ADC conversion clock speed, conversion rate, and power mode. Typical value

show is at 6 MHz, 24 MHz, and 48 MHz. For lowest power operation, PWRSEL should be set to 00.

  1. Must meet minimum TSMP requirement
  1. Required sample time is dictated by external components RAS, CAS, internal components RADIN, CADIN, CP, and
  2. Min based on 3.5 cycles @ 64 MHz
  3. Min based on 3.5 cycles @ 64 MHz
  4. Internal channel inputs are those that do not come from external source (temperature sensor, bandgap).
  5. 1 LSB = (VREFH - VREFL)/2N (N=14 bits), for 16- bit specifications, multiply by 4.
  6. All accuracy numbers assume that the ADC is calibrated with VREFH=VDD_ANA and using a high- speed- dedicated input

(CMDHn[STS]=0h) unless otherwise stated. Typical values are for reference only, and are not tested in production.

  1. Dynamic results assume Fin=1 kHz sinewave, no averaging unless otherwise specified
  2. Delay required if PWREN=0
  3. The temperature sensor can be calibrated to a +/- 1 % precision after board assembly by using a 3-temperature calibration
  4. T(°C) = A*[°α(Vbe8 - Vbe1)/(Vbe8 + α(Vbe8 - Vbe1))] - B where Vbe1 is the first value stored to FIFO as a result of the

Set the power-up delay (PUDLY) according to the ADC start-up time if PWREN=0. Figure 13. ENOB vs ADC (16b HS Mode)

Figure 14. ENOB vs ADC sample rate

4.4.2 Comparator and 8-bit DAC electrical specifications

Table 33. Comparator and 8-bit DAC electrical specifications Table continues on the next page...

Table 33. Comparator and 8-bit DAC electrical specifications (continued)

  1. Typical hysteresis is measured with input voltage range limited to 0.6 to VDD_ANA–0.6 V.
  2. Overdrive does not include input offset voltage or hysteresis. The propagation delay is defined as the time delay between
  3. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to

and the comparator output settling to a stable level.

Figure 17. Typical hysteresis vs Vin level (VDD =3.3 V, HPMD = 0, NPMD = 1)

4.5 Timers

See General switching specifications.

4.6 Communication interfaces

4.6.1 LPUART

General switching specifications.

4.6.2 LPSPI switching specifications

of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes.

4.6.2.1 LPSPI master mode timing

Table 34. LPSPI master mode timing Table continues on the next page...

Table 34. LPSPI master mode timing (continued) Table continues on the next page...

  1. The frequency of operation is also limited to a minimum of fperiph/2048 and a max of fperiph/2, where fperiph is the LPSPI

peripheral functional clock.

  1. If configured as an output.

Figure 18. LPSPI master mode timing (CPHA = 0)

Figure 19. LPSPI master mode timing (CPHA = 1)

4.6.2.2 LPSPI slave mode timing

Table 35. LPSPI slave mode timing Table continues on the next page...

Table 35. LPSPI slave mode timing (continued)

  1. The frequency of operation is also limited to a minimum of fperiph/2048 and a max of fperiph/4, where fperiph is the LPSPI

peripheral functional clock.

  1. Time to data active from high-impedance state
  2. Hold time to high-impedance state

Figure 20. LPSPI slave mode timing (CPHA = 0) Figure 21. LPSPI slave mode timing (CPHA = 1)

4.6.3 LPI2C timing

Table 36. LPI2C timing Table continues on the next page...

Table 36. LPI2C timing (continued) Table continues on the next page...

  1. The master mode I2C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves
  2. The maximum tHD; DAT must be met only if the device does not stretch the LOW period (tLOW) of the SCL signal
  3. Input signal Slew = 10 ns and Output Load = 50 pF
  4. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
  5. A Fast mode I2C bus device can be used in a Standard mode I2C bus system, but the requirement tSU; DAT ≥ 250 ns

DAT = 1000 + 250 = 1250 ns (according to the Standard mode I2C bus specification) before the SCL line is released.

  1. Cb = total capacitance of the one bus line in pF.

4.6.4 I2C 1 Mbps timing

Table 37. I2C 1 Mbps timing first clock pulse is generated. Table continues on the next page...

Table 37. I2C 1 Mbps timing (continued)

  1. Cb = total capacitance of the one bus line in pF for maximum value

Figure 22. Timing definition for devices on the I2C bus

4.6.5 I2C HS mode timing

Table 38. I2C HS mode timing first clock pulse is generated. Table continues on the next page...

Table 38. I2C HS mode timing (continued)

  1. A device must internally provide a data hold time to bridge the undefined part between VIH and VIL of the falling edge of
  2. Cb = total capacitance of the one bus line in pF. The max Cb value is 50 pF. Applicable for maximum value.

Only PTB4/5, PTA18/19, PTC0/1, PTC4/5 pin can support Fast+ (3 MHz) mode.

4.6.6 I3C Push-Pull Timing Parameters for SDR Mode

Medium Clock and PUR Pads Only. I3C Standard plus Data Pads to be used with I3C standard plus Clock and PUR pads only. Table 39. I3C Push-Pull Timing Parameters for SDR Mode

  1. As both edges are used, the hold time needs to be satisfied for the respective edges; i.e., tCF + 3 for falling edge clocks,

and tCR + 3 for rising edge clocks.

Figure 25. Master out timing Figure 26. Slave out timing Figure 27. Master SDR timing

4.6.7 USB Full-speed device electrical specifications

compliance requirements defined in the Universal Serial Bus Revision 2.0 Specification with the amendments below.

  • USB ENGINEERING CHANGE NOTICE — Title: 5 V Short Circuit Withstand Requirement Change — Applies to: Universal Serial Bus Specification, Revision 2.0
  • Errata for USB Revision 2.0 April 27, 2000 as of 12/7/2000
  • USB ENGINEERING CHANGE NOTICE — Title: Pull-up/Pull-down resistors — Applies to: Universal Serial Bus Specification, Revision 2.0
  • USB ENGINEERING CHANGE NOTICE — Title: Suspend Current Limit Changes — Applies to: Universal Serial Bus Specification, Revision 2.0 This SoC does not have a dedicated pin to monitor the state of the USB VBUS signal. Please refer to the USBFS chapter in the Reference Manual for methods which can be used for VBUS Session_Valid detection with either a P4-12/ALT1 pin using an external resistive divider.

4.7 Human Machine Interface (HMI) modules

4.7.1 General Purpose Input/Output (GPIO)

See General switching specifications.

5 Package dimensions

5.1 Obtaining package dimensions

Package dimensions are provided in package drawings. To find a package drawing, go to nxp.com and perform a keyword search for the drawing’s document number: If you want the drawing for this package Then use this document number LQFP 64 98ASS23234W HVQFN 48 98ASA01637D HVQFN 32 98ASA02110D

6 Pinout

6.1 MCXA153, A152, 143, A142, A133, A132 Signal Multiplexing and Pin Assignments

The signal multiplexing and pin assignments are provided in an Excel file attached to this document: 1. Click the paperclip symbol on the left side of the PDF window. 2. Double-click on the Excel file to open it. 3. Select the “Pinout” tab. The Port Control Module is responsible for selecting which ALT functionality is available on each pin. However, pinout table is also given below: NXP Semiconductors Package dimensions MCXA153, A152, A143, A142, A133, A132 Data Sheet, Rev. 4, Sept 2024 Data Sheet: Technical Data 55 / 76

Table 40. Pin Assignments Table continues on the next page...

Table 40. Pin Assignments (continued) Table continues on the next page...

Table continues on the next page...

Table continues on the next page...

Table continues on the next page...

Table continues on the next page...

Table continues on the next page...

Table continues on the next page...

  • +I3C in Pad Type represents that strong pull up resistor is implemented on the pin. PV bit is implemented in Pin Control register of the pin.
  • +I2C_FILT in Pad Type represents that I2C filter is implemented on the pin. PFE bit is implemented in Pin Control register of the pin. NXP Semiconductors Pinout MCXA153, A152, A143, A142, A133, A132 Data Sheet, Rev. 4, Sept 2024 Data Sheet: Technical Data 64 / 76
  • HD in Pad Type represents that the pin can support up to 20mA drive strength. I2C filter is implemented on the pin. PFE bit is implemented in Pin Control register of the pin.
  • 5VTOL in Pad Type represents that the pin is 5V tolerant.
  • DIS in default column represents that the pin's input buffer is disabled by default
  • RST pads support passive filter and 1M ohm pull resistor. PFE and PV bits are implemented in Pin Control register of the pin.
  • PE, PS, SRE, ODE and DSE are supported in Pin Control register of all types of IO.
  • 5VTol and HD pads support two DSE bits in Pin Control register of the pin.
  • SPI and I2C ISP interface are not available in MCXA14x and MCXA15x.
  • USB ISP interface is not available in MCXA13x.
  • SLOW in Pad Type represents the IO supports 25MHz. MED in Pad Type represents the IO supports 50MHz.

6.2 MCXA153, A152, 143, A142, A133, A132 Pinouts

  1. Click the paperclip symbol on the left side of the PDF window.
  2. Double-click on the Excel file to open it.
  3. Select the respective package tab.

6.3 Recommended connection for unused analog and digital pins

Table 41. Recommended connection for unused interfaces Table continues on the next page...

Table 41. Recommended connection for unused interfaces (continued)

7 Ordering parts

7.1 Determining valid orderable parts

8 Part identification

Part numbers for the device have fields that identify the specific part. Use the values of these fields to determine the specific part.

8.1 Description

8.2 Part number format

Table 42. Part number fields descriptions

  • 2 = Baseline Enhance
  • 3 = Analog C Core Features • 3 = 96 MHz, Motor PWM
  • 4 = 48MHz, Motor PWM, USB FS
  • 5 = 96MHz, Motor PWM, USB FS FS Flash Size • 1 = 32 KB
  • 2 = 64 KB
  • 3 = 128 KB
  • 4 = 256 KB
  • 5 = 512 KB
  • 6 = 1024 KB T Junction Temperature range (°C) • V = –40 to 125
  • FT = HVQFN 48
  • FM = HVQFN 32 SR Silicon Revision • A = Initial Mask set
  • B = 1st Major spin
  • C = 2nd Major spin
  • T = Tray

8.3 Example

8.4 Small package marking

8.4.1 Package marking information

Table 43. Package marking

9 Terminology and guidelines

9.1 Definitions

  • Operating ratings apply during operation of the chip.
  • Handling ratings apply when the chip is not powered. The likelihood of permanent chip failure increases rapidly as soon as a characteristic begins to exceed one of its operating ratings. NOTE Operating requirement A specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip Operating behavior A specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions Typical value A specified value for a technical characteristic that:
  • Lies within the range of values specified by the operating behavior
  • Is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions Table continues on the next page... NXP Semiconductors Terminology and guidelines MCXA153, A152, A143, A142, A133, A132 Data Sheet, Rev. 4, Sept 2024 Data Sheet: Technical Data 68 / 76

Table continued from the previous page... Term Definition Typical values are provided as design guidelines and are neither tested nor guaranteed. NOTE

9.2 Examples

9.3 Typical-value conditions

Typical values assume you meet the following conditions (or other conditions as specified): Symbol Description Value Unit TA Ambient temperature 25 °C VDD Supply voltage 3.3 V Typical values are based on characterization but not covered by test limits in production. NOTE NXP Semiconductors Terminology and guidelines MCXA153, A152, A143, A142, A133, A132 Data Sheet, Rev. 4, Sept 2024 Data Sheet: Technical Data 69 / 76

9.4 Relationship between ratings and operating requirements

  • No permanent failure - Correct operation Normal operating rangeFatal range Expected permanent failure Fatal range Expected permanent failure Operating rating (max.)Operating requirement (max.)Operating requirement (min.)Operating rating (min.) Operating (power on) Degraded operating range Degraded operating range No permanent failure Handling rangeFatal range Expected permanent failure Fatal range Expected permanent failure Handling rating (max.)Handling rating (min.) Handling (power off) - No permanent failure - Possible decreased life - Possible incorrect operation - No permanent failure - Possible decreased life - Possible incorrect operation

9.5 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

  • Never exceed any of the chip’s ratings.
  • During normal operation, don’t exceed any of the chip’s operating requirements.
  • If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

9.6 Specification Test Methods

Each specification is tested using one of these methods. Code Method Description P Production direct On every chip during production, testing the specification I Production indirect On every chip during production, testing parts of a module that affect whether the chip meets the specification but not testing the specification itself C Characterization on a production tester Measuring a statistically significant number of sample chips across process (matrix lot), voltage, and temperatureL Characterization on lab equipment or a nonproduction tester Table continues on the next page... NXP Semiconductors Terminology and guidelines MCXA153, A152, A143, A142, A133, A132 Data Sheet, Rev. 4, Sept 2024 Data Sheet: Technical Data 70 / 76

Table continued from the previous page... Code Method Description Typical values are not necessarily characterized across process. NOTE D Guaranteed by design Specification based on scientific and engineering principles O Other Using methods such as:

  • Performing silicon simulations
  • Performing package thermal simulations
  • Calculating specifications using reliability data The following table lists the changes in this document. Rev. No. Date Substantial Changes

4 Sept 2024 • Added non-USB phantom parts in data sheet

  • Updated the front matter and Feature comparison
  • Updated Block diagram and added Bus matrix figure
  • Added I/O mux resistance table
  • Updated the content in Power consumption operating behaviors section
  • Updated CMP to LPCMP and RST_B to RESET_B
  • Unified power mode naming
  • Added Junction to Case Top Thermal Resistance in Thermal Attributes
  • Added Standard drive and Middle drive in Condition column of Device clock specs
  • Updated FRO-16K to FRO16K and updated temperature from 105 to 125
  • Added content in LPUART section
  • Updated speed in LPSPI master mode timing
  • Updated Part Number format
  • Removed the content in ADC electrical specifications
  • Updated the values in ADC electrical specifications Table continues on the next page... NXP Semiconductors

Revision history

MCXA153, A152, A143, A142, A133, A132 Data Sheet, Rev. 4, Sept 2024 Data Sheet: Technical Data 71 / 76

Table continued from the previous page... Rev. No. Date Substantial Changes

  • Added Note after Typical-value conditions table
  • Updated pinout table
  • Unified package name through out to show package first and then pincount

3 Jan 2024 • Initial public release

MCXA153, A152, A143, A142, A133, A132 Data Sheet, Rev. 4, Sept 2024 Data Sheet: Technical Data 72 / 76

Document status[1][2] Product status[3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term 'short data sheet' is explained in section "Definitions". [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL https://www.nxp.com. Definitions Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information. Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet. Disclaimers Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors. Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer’s own risk. NXP Semiconductors Legal information MCXA153, A152, A143, A142, A133, A132 Data Sheet, Rev. 4, Sept 2024 Data Sheet: Technical Data 73 / 76

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer’s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer’s applications and products planned, as well as for the planned application and use of customer’s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer’s applications or products, or the application or use by customer’s third party customer(s). Customer is responsible for doing all necessary testing for the customer’s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer’s third party customer(s). NXP does not accept any liability in this respect. Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at https://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer’s general terms and conditions with regard to the purchase of NXP Semiconductors products by customer. No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding. Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Suitability for use in non-automotive qualified products — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors’ warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors’ specifications such use shall be solely at customer’s own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors’ standard warranty and NXP Semiconductors’ product specifications. Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer’s applications and products. Customer’s responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer’s applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products. NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products. Trademarks Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners. NXP — wordmark and logo are trademarks of NXP B.V. NXP Semiconductors Legal information MCXA153, A152, A143, A142, A133, A132 Data Sheet, Rev. 4, Sept 2024 Data Sheet: Technical Data 74 / 76

AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, μVision, Versatile — are trademarks and/or registered trademarks of Arm Limited (or its subsidiaries or affiliates) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. I2C-bus — logo is a trademark of NXP B.V. NXP Semiconductors Legal information MCXA153, A152, A143, A142, A133, A132 Data Sheet, Rev. 4, Sept 2024 Data Sheet: Technical Data 75 / 76

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'. © NXP B.V. 2024. All rights reserved. For more information, please visit: https://www.nxp.com Date of release: Sept 2024 Document identifier: MCXAP64M96FS3