MC9328MXS FREESCALE | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 74
Technical content
© Freescale Semiconductor, Inc., 2006. All rights reserved. Freescale Semiconductor Data Sheet: Technical Data Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products. Document Number: MC9328MXS Rev. 3, 12/2006 MC9328MXS
Package Information
(MAPBGA–225)
Ordering Information
1 Introduction
The i.MX Family of applications processors provides a leap in performance with an ARM9™ microprocessor core and highly integrated system functions. The i.MX family specifically addresses the requirements of the personal, portable product market by providing intelligent integrated peripherals, an advanced processor core, and power management capabilities. The MC9328MXS (i.MXS) processor features the advanced and power-efficient ARM920T™ core that operates at speeds up to 100 MHz. Integrated modules, which include a USB device and an LCD controller, support a suite of peripherals to enhance portable products. It is packaged in a 225-contact MAPBGA package. Figure 1 shows the functional block diagram of the i.MXS processor.
Contents
4 Functional Description and Application
2 Freescale Semiconductor
Figure 1. i.MXS Functional Block Diagram
1.1 Features
- ARM920T™ Microprocessor Core
- AHB to IP Bus Interfaces (AIPIs)
- External Interface Module (EIM)
- SDRAM Controller (SDRAMC)
- DPLL Clock and Power Control Module
- Two Universal Asynchrono us Receiver/Transmitters (UART 1 and UART 2)
- Serial Peripheral Interface (SPI)
- Two General-Purpose 32-bit Counters/Timers
- Watchdog Timer
- Real-Time Clock/Sampling Timer (RTC)
- LCD Controller (LCDC)
- Pulse-Width Modulation (PWM) Module
- Universal Serial Bus (USB) Device
- Direct Memory Access Controller (DMAC)
- Synchronous Serial Interface and an Inter-IC Sound (SSI/I 2S) Module
- I n t e r - I C ( I2C) Bus Module
- General-Purpose I/O (GPIO) Ports
- Bootstrap Mode
- Power Management Features
- Operating V oltage Range: 1.7 V to 1.9 V core, 1.7 V to 3.3 V I/O
- 225-contact MAPBGA Package
1.2 Target Applications
i.MXS is designed for high performance and low-power to maximize battery life.
1.3 Ordering Information
Table 1 provides ordering information.
1.4 Conventions
- OVERBAR is used to indicate a signal that is active when pulled low: for example, RESET.
- Logic level one is a voltage that corresponds to Boolean true (1) state.
- Logic level zero is a voltage that corresponds to Boolean false (0) state.
- T o set a bit or bits means to establish logic level one.
- T o clear a bit or bits means to establish logic level zero.
- A signal is an electronic construct whose state conveys or changes in state convey information.
- A pin is an external physical connection. The same pin can be used to connect a number of signals.
- Asserted means that a discrete signal is in active logic state. — Active low signals change from logic level one to logic level zero. — Active high signals change from logic level zero to logic level one.
- Negated means that an asserted discrete signal changes logic state. — Active low signals change from logic level zero to logic level one. — Active high signals change from logic level one to logic level zero.
- LSB means least significant bit or bits, and MSB means most significant bit or bits. References to low and high bytes or words are spelled out.
- Numbers preceded by a percent sign (%) are binary. Numbers preceded by a dollar sign ($) or 0x are hexadecimal.
Table 1. i.MXS Ordering Information
4 Freescale Semiconductor
2 Signals and Connections
are grouped by the internal module that they are connected to. Table 2. i.MXS Signal Descriptions EB0 MSB Byte Strobe—Active low external enable byte signal that controls D [31:24]. EB1 Byte Strobe—Active low external enable byte signal that controls D [23:16]. EB2 Byte Strobe—Active low external enable byte signal that controls D [15:8]. EB3 LSB Byte Strobe—Active low external enable byte signal that controls D [7:0]. OE Memory Output Enable—Active low ou tput enables external data bus. Function Multiplexing Control Register (FMCR). By default CSD [1:0] is selected. on-going burst sequence and initiate a new (long first access) burst sequence. BCLK (burst clock) Clock signal sent to external synchronous memories (such as burst flash) during burst mode. terminated by the external DTACK signal after 1022 clock counts have elapsed. reset is determined by the settings of these pins. are logically equivalent to core address p_addr [25:21] in SDRAM cycles. signals are logically equivalent to core address p_addr [12:9] in SDRAM cycles. by programming the system control register.
chip-select by properly configuring BOOT [3:0] input pins. CLKO Clock Out signal selected from internal clock signals. modules (except the reset module and the clock control module) are reset. following sources: Power-on reset, External reset (RESET_IN), and Watchdog time-out. generated by an external RC circuit designed to detect a power-up event. TRST Test Reset Pin—External active low signal used to asynchronously initialize the JTAG controller. TDO Serial Output for test instructions and data. Changes on the falling edge of TCK. TDI Serial Input for test instructions and data. Sampled on the rising edge of TCK. TCK Test Clock to synchronize test logic and control register access through the JTAG port. DMA_REQ DMA Request—external DMA request signal. Multiplexed with SPI1_SPI_RDY. change state after power-on reset negates or during chip operation. Table 2. i.MXS Signal Descriptions (Continued)
6 Freescale Semiconductor
ETMTRACESYNC ETM sync signal which is multiplexed with A24. ETMTRACESYNC is selected in ETM mode. ETMTRACECLK ETM clock signal which is multiplexed with A23. ETMTRACECLK is selected in ETM mode. ETMTRACEPKT [7:0] ETM packet signals which are multiplexed with ECB, LBA, BCLK (burst clock), PA17, A [19:16]. ETMTRACEPKT [7:0] are selected in ETM mode. LD [15:0] LCD Data Bus—All LCD signals are driven low after reset and when LCD is off. driver (dedicated signal SPS for Sharp panel HR-TFT). ACD/OE Alternate crystal direction/output enable. CONTRAST This signal is used to control the LCD bias voltage as contrast control. SPL_SPR Program horizontal scan direction (Sharp panel dedicated signal). PS Control signal output for source driver (Sharp panel dedicated signal). REV Signal for common electrode driving signal preparation (Sharp panel dedicated signal).
8 Freescale Semiconductor
2.1 I/O Pads Power Supply and Signal Multiplexing Scheme
configuring the appropriate GPIO registers when those pins are multiplexed to provide different functions. Table 3. MC9328MXS Signal Multiplexing Scheme
Table 3. MC9328MXS Signal Multiplexing Scheme (Continued)
10 Freescale Semiconductor
12 Freescale Semiconductor
14 Freescale Semiconductor
1 Pull down this input with 1KΩ resistor to GND. 2 External circuit required to drive this input. 3 Tie this input high (to AVDD) or pull down with 1KΩ resistor to GND. 4 Pull up this output with a resistor to NVDD2.
Electrical Characteristics
MC9328MXS Technical Data, Rev. 3
16 Freescale Semiconductor
3 Electrical Characteristics
This section contains the electrical specifications and timing diagrams for the i.MXS processor.
3.1 Maximum Ratings
Table 4 provides information on maximum ratings which are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits listed in Recommended Operating Range Table 5 on page 17 or the DC Characteristics table.
3.2 Recommended Operating Range
Table 5 provides the recommended operating ranges for the supply voltages and temperatures. The i.MXS processor has multiple pairs of VDD and VSS power supply and return pins. QVDD and QVSS pins are used for internal logic. All other VDD and VSS pins are for the I/O pads voltage supply, and each pair of VDD and VSS provides power to the enclosed I/O pads. This design allows different peripheral supply voltage levels in a system. Because A VDD pins are supply voltages to the analog pads, it is recommended to isolate and noise-filter the A VDD pins from other VDD pins. For more information about I/O pads grouping per VDD, please refer to Table 2 on page 4. Table 4. Maximum Ratings core-that is, 7x GPIO, 15x Data bus, and 8x Address bus. each toggle GPIO consuming 4mA.
MC9328MXS Technical Data, Rev. 3 Freescale Semiconductor 17
3.3 Power Sequence Requirements
For required power-up and power-down sequencing, please refer to the “Power-Up Sequence” section of application note AN2537 on the i.MX applications processor website.
3.4 DC Electrical Characteristics
Table 6 contains both maximum and minimum DC characteristics of the i.MXS processor. Table 5. Recommended Operating Range Table 6. Maximum and Minimum DC Characteristics system is running on external SDRAM).
1 Standby current
18 Freescale Semiconductor
3.5 AC Electrical Characteristics
timing is measured at 30 pF loading.
4 Functional Description and Application Information
Table 7. Tristate Signal Timing Table 8. 32k/16M Oscillator Signal Timing 1 The 16 MHz oscillator is not recommended for use in new designs. Table 6. Maximum and Minimum DC Characteristics (Continued)
4.1 Embedded Trace Macrocell
- 32-bit data field
- 7-bit address field
- A read/write bit The data to be written is scanned into the 32-bit data field, the address of the register into the 7-bit address field, and a 1 into the read/write bit. A register is read by scanning its address into the address field and a 0 into the read/write bit. The 32-bit data field is ignored. A read or a write takes place when the TAP controller enters the UPDATE-DR state. The timing diagram for the ETM9 is shown in Figure 2. See Table 9 for the ETM9 timing parameters used in Figure 2.
Figure 2. Trace Port Timing Diagram Table 9. Trace Port Timing Diagram Parameter Table
1 CLK frequency 0 85 0 100 MHz
20 Freescale Semiconductor
4.2 DPLL Timing Specifications
pre-divider and Tdck is the output double clock period.
4.3 Reset Module
Table 10. DPLL Specifications
22 Freescale Semiconductor
4.4 External Interface Module
EIM is shown in Figure 5, and Table 12 defines the parameters of signals. Table 11. Reset Module Timing Parameter Table
1 Width of input POWER_ON_RESET note1
for use with CMOS oscillators, crystal manufacturers have developed a working knowledge of start-up time of their crystals. Typically, start-up times range from 400 ms to 1.2 seconds for this type of crystal. calculating timing for the start-up process.
2 Width of internal POWER_ON_RESET
5 Width of external hard-reset RESET_IN 4 – 4 – Cycles of
Figure 5. EIM Bus Timing Diagram Table 12. EIM Bus Timing Parameter Table
24 Freescale Semiconductor
4.4.1 DTACK Signal Description
supports DTACK signal function when the external DTACK signal is used for data acknowledgement.
4.4.2 DTACK Signal Timing
of measure for this figure are found in the associated tables.
1 Clock refers to the system clock signal, HCLK, generated from the System DPLL
Table 12. EIM Bus Timing Parameter Table (Continued)
4.4.2.1 WAIT Read Cycle without DMA
Figure 6. WAIT Read Cycle without DMA Table 13. WAIT Read Cycle without DMA: WSC = 111111, DTACK_SEL=1, HCLK=96MHz
4 Wait asserted after OE asserted – 1020T ns
7 Data ready after wait asserted 0 T ns
10 Become low after CS5 asserted 0 1019T ns
11 Wait pulse width 1T 1020T ns
- T is the system clock period. (For 96 MHz system clock, T=10.42 ns)
EBC bit in CS5L register is clear.
- Address becomes valid and CS asserts at the start of read access cycle.
- The external wait input requirement is eliminated when CS5 is programmed to use internal wait state.
26 Freescale Semiconductor
4.4.2.2 WAIT Read Cycle DMA Enabled
Figure 7. DTACK WAIT Read Cycle DMA Enabled Table 14. DTACK WAIT Read Cycle DMA Enabled: WSC = 111111, DTACK_SEL=1, HCLK=96MHz
5 Wait asserted after CS5 asserted – 1020T ns
8 Data ready after wait is asserted – T ns
11 Wait becomes low after CS5 asserted 0 1019T ns
4.4.2.3 WAIT Write Cycle without DMA
Figure 8. WAIT Write Cycle without DMA
12 Wait pulse width 1T 1020T ns
- T is the system clock period. (For 96 MHz system clock, T=10.42 ns)
- OE and EB assertion time is programmable by OEA bit in CS5L register. EB assertion in read cycle will occur only when
EBC bit in CS5L register is clear.
- Address becomes valid and CS asserts at the start of read access cycle.
- The external wait input requirement is eliminated when CS5 is programmed to use internal wait state.
Table 15. WAIT Write Cycle without DMA: WSC = 111111, DTACK_SEL=1, HCLK=96MHz
6 Wait asserted after CS5 asserted – 1020T ns
Table 14. DTACK WAIT Read Cycle DMA Enabled: WSC = 111111, DTACK_SEL=1, HCLK=96MHz (Continued)
28 Freescale Semiconductor
4.4.2.4 WAIT Write Cycle DMA Enabled
Figure 9. WAIT Write Cycle DMA Enabled
9 Data ready after CS5 is asserted – T ns
- T is the system clock period. (For 96 MHz system clock, T=10.42 ns)
- CS5 assertion can be controlled by CSA bits. EB assertion can also be programmable by WEA bits in CS5L register.
- Address becomes valid and RW asserts at the start of write access cycle.
- The external wait input requirement is eliminated when CS5 is programmed to use internal wait state.
Table 15. WAIT Write Cycle without DMA: WSC = 111111, DTACK_SEL=1, HCLK=96MHz (Continued)
4.4.3 EIM External Bus Timing
and Table 12 defines the parameters of signals. Table 16. WAIT Write Cycle DMA Enabled: WSC = 111111, DTACK_SEL=1, HCLK=96MHz
1 C S 5 assertion time See note 2 – ns
10 CS deactive to next CS active T – ns
12 Wait becomes low after CS5 asserted 0 1019T ns
13 Wait pulse width 1T 1020T ns
- T is the system clock period. (For 96 MHz system clock, T=10.42 ns)
- CS5 assertion can be controlled by CSA bits. EB assertion also can be programmable by WEA bits in CS5L register.
- Address becomes valid and RW asserts at the start of write access cycle.
4.The external wait input requirement is eliminated when CS5 is programmed to use internal wait state.
30 Freescale Semiconductor
Figure 10. WSC = 1, A.HALF/E.HALF
Figure 11. WSC = 1, WEA = 1, WEN = 1, A.HALF/E.HALF
32 Freescale Semiconductor
Figure 12. WSC = 1, OEA = 1, A.WORD/E.HALF
Figure 13. WSC = 1, WEA = 1, WEN = 2, A.WORD/E.HALF
34 Freescale Semiconductor
Figure 14. WSC = 3, OEA = 2, A.WORD/E.HALF
Figure 15. WSC = 3, WEA = 1, WEN = 3, A.WORD/E.HALF
36 Freescale Semiconductor
Figure 16. WSC = 3, OEA = 4, A.WORD/E.HALF
Figure 17. WSC = 3, WEA = 2, WEN = 3, A.WORD/E.HALF
38 Freescale Semiconductor
Figure 18. WSC = 3, OEN = 2, A.WORD/E.HALF
Figure 19. WSC = 3, OEA = 2, OEN = 2, A.WORD/E.HALF
40 Freescale Semiconductor
Figure 20. WSC = 2, WWS = 1, WEA = 1, WEN = 2, A.WORD/E.HALF
Figure 21. WSC = 1, WWS = 2, WEA = 1, WEN = 2, A.WORD/E.HALF
42 Freescale Semiconductor
Figure 22. WSC = 2, WWS = 2, WEA = 1, WEN = 2, A.HALF/E.HALF
Figure 23. WSC = 2, WWS = 1, WEA = 1, WEN = 2, EDC = 1, A.HALF/E.HALF
44 Freescale Semiconductor
Figure 24. WSC = 2, CSA = 1, WWS = 1, A.WORD/E.HALF
Figure 25. WSC = 3, CSA = 1, A.HALF/E.HALF
46 Freescale Semiconductor
Figure 26. WSC = 2, OEA = 2, CNC = 3, BCM = 1, A.HALF/E.HALF
Figure 27. WSC = 2, OEA = 2, WEA = 1, WEN = 2, CNC = 3, A.HALF/E.HALF
48 Freescale Semiconductor
Figure 28. WSC = 3, SYNC = 1, A.HALF/E.HALF
Figure 29. WSC = 2, SYNC = 1, DOL = [1/0], A.WORD/E.WORD
50 Freescale Semiconductor
Figure 30. WSC = 2, SYNC = 1, DOL = [1/0], A.WORD/E.HALF
Figure 31. WSC = 7, OEA = 8, SYNC = 1, DOL = 1, BCD = 1, BCS = 2, A.WORD/E.HALF
52 Freescale Semiconductor
Figure 32. WSC = 7, OEA = 8, SYNC = 1, DOL = 1, BCD = 1, BCS = 1, A.WORD/E.HALF
4.4.4 Non-TFT Panel Timing
Figure 33. Non-TFT Panel Timing
4.5 SPI Timing Diagrams
master SPI using different triggering mechanisms. Table 17. Non TFT Panel Timing Diagram 1 Maximum frequency of LCDC_CLK is 48 MHz, which is controlled by Peripheral Clock Divider Register. 2 Maximum frequency of SCLK is HCLK / 5, otherwise LD output will be wrong. these 3 signals are active high. 4 Tpix is the pixel clock period which equals LCDC_CLK period * (PCD + 1). 5 Ts is the shift clock period. Ts = Tpix * (panel data bus width).
54 Freescale Semiconductor
Figure 34. Master SPI Timing Diagram Using SPI_RDY Edge Trigger Figure 35. Master SPI Timing Diagram Using SPI_RDY Level Trigger Figure 36. Master SPI Timing Diagram Ignore SPI_RDY Level Trigger Figure 37. Slave SPI Timing Diagram FIFO Advanced by BIT COUNT Figure 38. Slave SPI Timing Diagram FIFO Advanced by SS Rising Edge
Figure 39. SPI SCLK Timing Diagram
4.6 LCD Controller
Figure 40. SCLK to LD Timing Diagram Table 18. Timing Parameter Table for Figure 34 through Figure 38
1 SPI_RDY to SS output low 2T1
1 T = CSPI system clock period (PERCLK2).
3 Last SCLK edge to SS output high 2 Tsclk – ns
3 WAIT = Number of bit clocks (SCLK) or 32.768 kHz clocks per Sample Period Control Register. Table 19. Timing Parameter Table for SPI SCLK
8 SCLK frequency 0 10 MHz
9 SCLK pulse width 100 – ns
56 Freescale Semiconductor
Figure 41. 4/8/16 Bit/Pixel TFT Color Mode Panel Timing Table 20. LCDC SCLK Timing Parameter Table
1 SCLK to LD valid – 2 ns
Table 21. 4/8/16 Bit/Pixel TFT Color Mode Panel Timing
4.7 Pulse-Width Modulator
Figure 42 and the parameters are listed in Table 22. Figure 42. PWM Output Timing Diagram
22 T s
11 T s
- Ts is the SCLK period which equals LCDC_C LK / (PCD + 1). Normally LCDC_CLK = 15ns.
- VSYN, HSYN and OE can be programmed as active high or active low. In Figure 41, all 3 signals are active low.
- The polarity of SCLK and LD[ 15:0] can also be programmed.
- SCLK can be programmed to be deactivated during the VSYN pulse or the OE deasserted period. In Figure 41, SCLK is always active.
- For T9 non-display region, VSYN is non-act ive. It is used as an reference.
- XMAX is defined in pixels.
Table 21. 4/8/16 Bit/Pixel TFT Color Mode Panel Timing (Continued)
58 Freescale Semiconductor
4.8 SDRAM Controller
random access memory) Controller. Table 22. PWM Output Timing Parameter Table
1 System CLK frequency 1
1 CL of PWMO = 30 pF
Figure 43. SDRAM Read Cycle Timing Diagram Table 23. SDRAM Read Timing Parameter Table
2 SDRAM clock low-level width 6–4– n s
Note: CKE is high during the read/write cycle.
60 Freescale Semiconductor
Figure 44. SDRAM Write Cycle Timing Diagram
5 SDRAM access time (CL = 1) – 22 – 22 ns
7 Data out high-impedance time (CL = 1) – 22 – 22 ns
8 Active to read/write command period (RC = 1) t
1 tRCD = SDRAM clock cycle time. This settings can be found in the MC9328MXS reference manual. Table 23. SDRAM Read Timing Parameter Table (Continued)
Figure 45. SDRAM Refresh Timing Diagram Table 24. SDRAM Write Timing Parameter Table
6 Precharge cycle period
1 Precharge cycle timing is included in the write timing diagram. 2 tRP and tRCD = SDRAM clock cycle time. These settings can be found in the MC9328MXS reference manual.
7 Active to read/write command delay t RCD2 –t RCD2 –n s
62 Freescale Semiconductor
Figure 46. SDRAM Self-Refresh Cycle Timing Diagram Table 25. SDRAM Refresh Timing Parameter Table
6 Precharge cycle period t
1 tRP and tRC = SDRAM clock cycle time. These settings can be found in the MC9328MXS reference manual.
7 Auto precharge command period t RC1 –t RC1 –n s
4.9 USB Device Port
covers the transfer modes and how they work from the ground up. bandwidth at all times, there is no end-of-transfer. Figure 47. USB Device Timing Diagram for Data Transfer to USB Transceiver (TX) Table 26. USB Device Timing Parameters for Data Transfer to USB Transceiver (TX)
64 Freescale Semiconductor
Figure 48. USB Device Timing Diagram for Data Transfer from USB Transceiver (RX)
4.10 I 2C Module
Direction, Slave Acknowledge, Data, Data Acknowledge, and STOP. Table 27. USB Device Timing Parameter Table for Data Transfer from USB Transceiver (RX) Table 26. USB Device Timing Parameters for Data Transfer to USB Transceiver (TX) (Continued)
Figure 49. Definition of Bus Timing for I2C
4.11 Synchronous Serial Interface
mode, the transmitter and receiver each have their own clock and frame synchronization signals. are shown in Figure 51 through Figure 53. communicate with a wide variety of devices. Table 28. I2C Bus Timing Parameter Table
1 Hold time (repeated) START condition 182 – 160 – ns
2 Data hold time 01 7 101 5 0 n s
4 HIGH period of the SCL clock 80 – 120 – ns
5 LOW period of the SCL clock 480 – 320 – ns
66 Freescale Semiconductor
Figure 50. SSI Transmitter Internal Clock Timing Diagram Figure 51. SSI Receiver Internal Clock Timing Diagram Note: SRXD input in synchronous mode only.
68 Freescale Semiconductor
14 SRXD hold time after SRCK low 0 – 0 – ns
18 STCK high to STFS (bl) high
30 SRXD hole time after SRCK low 0 – 0 – ns
32 SRXD hold after STCK falling 0 – 0 – ns
Table 29. SSI (Port C Primary Function) Timing Parameter Table (Continued)
34 SRXD hold after STCK falling 0 – 0 – ns
the clock signal STCK/SRCK and/or the frame sync STFS/SRFS shown in the tables and in the figures. 3 bl = bit length; wl = word length. Table 30. SSI (Port B Alternate Function) Timing Parameter Table
70 Freescale Semiconductor
30 SRXD hold time after SRCK low 0 – 0 – ns
the clock signal STCK/SRCK and/or the frame sync STFS/SRFS shown in the tables and in the figures. FMCR register bits in the Clock controller module (CRM). By default, the input are selected from Port C primary function. 3 bl = bit length; wl = word length. Table 30. SSI (Port B Alternate Function) Timing Parameter Table (Continued)
5 Pin-Out and Package Information
Signal Multiplexing Table 3 on page 8. Table 31. i.MXS 225 MAPBGA Pin Assignments
1 Burst Clock
2 This signal is not used and should be floated in an actual application.
72 Freescale Semiconductor
5.1 MAPBGA 225 Package Dimensions
Figure 54 illustrates the 225 MAPBGA 13 mm × 13 mm package. Figure 54. i.MXS 225 MAPBGA Mechanical Drawing
- ALL DIMENSIONS ARE IN MILLIMETERS.
2.DIMENSIONS AND TOLERANCES PER ASME Y14 5M-1994. 3.MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A.
- DATUM A, THE SEATING PLANE IS DEFINED BY SPHERICAL CROWNS OF THE SOLDER
6 Product Documentation
6.1 Revision History
and not stylistic or grammatical changes.
6.2 Reference Documents
Table 32. i.MXS Data Sheet Revision History Rev. 3 Added the DMA_REQ signal to table. Corrected BGA pin assignments.
Document Number: MC9328MXS Rev. 3 How to Reach Us: Home Page: www.freescale.com E-mail: support@freescale.com USA/Europe or Locations Not Listed: Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com Europe, Middle East, and Africa: Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com Japan: Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064, Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com Asia/Pacific: Freescale Semiconductor Hong Kong Ltd. Technical Information Center
2 Dai King Street
Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com For Literature Requests Only: Freescale Semiconductor Literature Distribution Center P .O. Box 5405 Denver, Colorado 80217 1-800-521-6274 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals”, must be validated for each customer application by customer’s technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. ARM and the ARM POWERED logo are the registered trademarks of ARM Limited. ARM9, ARM920T, and ARM9TDMI are the trademarks of ARM Limited. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006. All rights reserved. RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative. For information on Freescale’s Environmental Products program, go to http://www.freescale.com/epp.