MC9328MX21S FREESCALE | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 88
Technical content
© Freescale Semiconductor, Inc., 2005, 2006, 2007. All rights reserved. Freescale Semiconductor Data Sheet: Technical Data This document contains information on a new product. Specifications and information herein are subject to change without notice. Document Number: MC9328MX21S Rev. 1.1, 04/2007 MC9328MX21S
Package Information
(MAPBGA–289) Ordering Information: See Table 1 on page 3
1 Introduction
Freescale’s i.MX family of microprocessors has demonstrated leadership in the portable handheld market. Building on the success of the MX (Media Extensions) series, the i.MX21S (MC9328MX21S) provides a leap in performance with an ARM926EJ-S microprocessor core that provides accelerated Java support in addition to highly integrated system functions. The i.MX21S device addresses the needs of multiple markets with intelligent integrated peripherals, advanced ARM ® processor core, and power management capabilities. The i.MX21S features the advanced and power-efficient ARM926EJ-S core operating at speeds up to 266 MHz and is part of a growing family of Smart Speed products that offer high performance processing optimized for lowest power consumption. On-chip modules such as an LCD controller, USB On-The-Go, 1-Wire ® interface, and synchronous serial interfaces offer designers a rich suite of peripherals that can enhance many products. For cost sensitive applications, the NAND Flash controller allows the use of low-cost NAND Flash MC9328MX21S
266 MHz
Contents
4 Pin Assignment and Package Information . . .84
2 Freescale Semiconductor
Bluetooth and expansion options are provided through PCMCIA/CF, USB, and MMC/SD host controllers. The device is packaged in a 289-pin MAPBGA. Figure 1. i.MX21S Functional Block Diagram
1.1 Conventions
- OVERBAR is used to indicate a signal that is active when pulled low: for example, RESET.
- Logic level one is a voltage that corresponds to Boolean true (1) state.
- Logic level zero is a voltage that corresponds to Boolean false (0) state.
- T o set a bit or bits means to establish logic level one.
- T o clear a bit or bits means to establish logic level zero.
- A signal is an electronic construct whose state conveys or changes in state convey information.
- A pin is an external physical connection. The same pin can be used to connect a number of signals.
- Asserted means that a discrete signal is in active logic state. — Active low signals change from logic level one to logic level zero. — Active high signals change from logic level zero to logic level one.
- Negated means that an asserted discrete signal changes logic state. — Active low signals change from logic level zero to logic level one. — Active high signals change from logic level one to logic level zero. Connectivity ARM9 Platform System Control Standard System I/O ARM926EJ-S Internal Control I2C UART 1, 3, & 4 1-Wire FIRI USB OTG/ 1 Host i.MX21S CSPI x 2 Audio Mux SSI x 2 JTAG/Multi-ICE® Timers x 3 WDOG RTC DMAC GPIO PWM D Cache I Cache MAX MMU Bus Control Memory Control Memory Interface SDRAMC Memory Expansion MMC/SD x 2 PCMCIA/CF Human Interface Clock Management System Boot WEIM NFC SLCD Controller Keypad LCD Controller
- LSB means least significant bit or bits, and MSB means most significant bit or bits. References to low and high bytes or words are spelled out.
- Numbers preceded by a percent sign (%) are bi nary. Numbers preceded by a dollar sign ($) or 0x are hexadecimal.
1.2 Reference Documentation
following documents are helpful when used in conjunction with this manual.
1.3 Ordering Information
Table 1 provides ordering information for the device.
1.4 Features
brief description of i.MX21S features.
- ARM926EJ-S Core Complex
- Display and Video Modules — LCD Controller (LCDC) — Smart LCD Controller (SLCDC)
- Wireless Connectivity — Fast Infra-Red Interface (FIRI)
- Wired Connectivity — USB On-The-Go (USBOTG) Controller
Table 1. Ordering Information
MC9328MX21S Technical Data, Rev. 1.1
4 Freescale Semiconductor
— Three Universal Asynchronous Receiver/Transmitters (UARTx) — Two Configurable Serial Peripheral Interfaces (CSPI x) for High Speed Data Transfer — Inter-IC (I 2C) Bus Module — Two Synchronous Serial Interfac es (SSI) with Inter-IC Sound (I2S) — Digital Audio Mux — One-Wire Controller — Keypad Interface
- Memory Expansion and I/O Card Support — Two Multimedia Card and Secure Dig ital (MMC/SD) Host Controller Modules
- Memory Interface — External Interface Module (EIM) — SDRAM Controller (SDRAMC) — NAND Flash Controller (NFC) — PCMCIA/CF Interface
- Standard System Resources — Clock Generation Module (C GM) and Power Control Module — Three General-Purpose 32-Bit Counters/Timers — Watchdog Timer — Real-Time Clock/Sampling Timer (RTC) — Pulse-Width Modulator (PWM) Module — Direct Memory Access Controller (DMAC) — General-Purpose I/O (GPIO) Ports — Debug Capability
2 Signal Descriptions
Table 2 identifies and describes the i.MX21S signals. Pin assignment is provided in Section 4, “Pin Assignment and Package Information” and in the “Signal Multiplexing Scheme” table within the reference manual. The connections of the pins in Table 2 depends solely upon the user application, however there are a few factory test signals that are not used in a normal application. Following is a list of these signals and how they are to be terminated for proper operation of the i.MX21S processor:
- CLKMODE[1:0]: To ensure proper opera tion, leave these signals as no connects.
- OSC26M_TEST: To ensure proper opera tion, leave this signal as no connect.
- EXT_48M: To ensure proper operati on, connect this signal to ground.
- EXT_266M: To ensure proper operati on, connect this signal to ground.
- TEST_WB[2:0]: These signals are also multiple xed with GPIO PORT E as well as alternate keypad signals. If not utilizing these signals for GPIO functionality or for their other multiplexed function, then configure as GPIO input with pull up enabled, and leave as a no connect.
- TEST_WB[4:3]: To ensure proper opera tion, leave these signals as no connects.
Table 2. i.MX21S Signal Descriptions EB1 Byte Strobe—Active low external enable byte signal that controls D [23:16], shared with SDRAM DQM1. OE Memory Output Enable—Active low output enables external data bus, shared with PCMCIA PC_IOWR. selected. DTACK is multiplexed with CS4. going burst sequence and initiate a new (long first access) burst sequence. BCLK Clock signal sent to external synchronous memories (such as burst flash) during burst mode. shared with the PCMCIA PC_WE. DTACK DTACK signal—External input data acknowledge signal, multiplexed with CS4 . high, terminate with a 1 KΩ resistor to VDDA. Do not change the state of these inputs after power-up. Boot 3 should always be tied to logic low. MA [11:0] SDRAM address signals. MA[9:0] are multiplexed with address signals A[10:1]. corresponds to D[23:16], DQM1 corresponds to D[15:8], and DQM0 corresponds to D[7:0]. programming the Function Multiplexing Control Register in the System Control chapter. programming the Function Multiplexing Control Register in the System Control chapter. RAS SDRAM Row Address Select signal.
6 Freescale Semiconductor
signal switching from GND to VDDA. XTAL26M Oscillator output to external crystal. When using an external signal source, float this output. wave signal switching from GND to QVDD5. XTAL32K Oscillator output to external crystal. When using an external signal source, float this output. EXT_48M This is a special factory test signal. To ensure proper operation, connect this signal to ground. EXT_266M This is a special factory test signal. To ensure proper operation, connect this signal to ground. (except the reset module, SDRAMC module, and the clock control module) are reset. external RC circuit designed to detect a power-up event. CLKMODE[1:0] These are special factory test signals. To ensure proper operation, leave these signals as no connects. OSC26M_TEST This is a special factory test signal. To ensure proper operation, leave this signal as a no connect. functions, then configure as GPIO input with pull-up enabled, and leave as a no connect. TEST_WB[4:3] These are special factory test signals. To ensure proper operation, leave these signals as no connects. WKGD Battery indicator input used to qualify the walk-up process. Also multiplexed with TIN. For termination recommendations, see the Table “JTAG pinouts” in the Multi-ICE® User Guide from ARM® Limited. TRST Test Reset Pin—External active low signal used to asynchronously initialize the JTAG controller. TDO Serial Output for test instructions and data. Changes on the falling edge of TCK. TDI Serial Input for test instructions and data. Sampled on the rising edge of TCK. TCK Test Clock to synchronize test logic and control register access through the JTAG port. Table 2. i.MX21S Signal Descriptions (Continued)
with 1-Wire, therefore using 1-Wire renders RTCK unusable and vice versa. multiplexed with SLCDC1_DAT[15:0] from SLCDC1. LD[16] is multiplexed with EXT_DMAGRANT. driver (dedicated signal SPS for Sharp panel HR-TFT). OE_ACD Alternate Crystal Direction/Output Enable. CONTRAST This signal is used to control the LCD bias voltage as contrast control. SPL_SPR Sampling start signal for left and right scanning. This signal is multiplexed with the SLCDC1_CLK. signal is multiplexed with the SLCDC1_RS. SPL_SPR and SD2_CLK signals of LCDC and SD2, respectively. SLCDC1_CS SLCDC Chip Select output signal. This signal is multiplexed and available at 2 alternate signal locations. These are PS and SD2_CMD signals of LCDC and SD2, respectively. locations. These are CLS and SD2_D3 signals of LCDC and SD2, respectively. SLCDC1_D0 SLCDC serial data output signal. This signal is multiplexed and available at 2 alternate signal locations. parallel data interface is used. alternate muxing of these signals are available on some of the USB OTG and USBH1 signals.
8 Freescale Semiconductor
EXT_DMAREQ External DMA Request input signal. This signal is multiplexed with CSPI1_RDY. NF_CLE NAND Flash Command Latch Enable output signal. Multiplexed with PC_POE of PCMCIA. NF_CE NAND Flash Chip Enable output signal. This signal is multiplexed with PC_CE1 of PCMCIA. NF_WP NAND Flash Write Protect output signal. This signal is multiplexed with PC_CE2 of PCMCIA. NF_ALE NAND Flash Address Latch Enable output signal. This signal is multiplexed with PC_OE of PCMCIA. NF_RE NAND Flash Read Enable output signal. This signal is multiplexed with PC_RW of PCMCIA. NF_WE NAND Flash Write Enable output signal. This signal is multiplexed with and PC_BVD2 of PCMCIA. NF_RB NAND Flash Ready Busy input signal. This signal is multiplexed with PC_RST of PCMCIA. A[15:13]. NF_IO[7:0] signals are multiplexed with several PCMCIA signals. PC_A[25:0] PCMCIA Address signals. These signals are multiplexed with A[25:0]. PC_D[15:0] PCMCIA Data input and output signals. These signals are multiplexed with D[15:0]. PC_CD1 PCMCIA Card Detect1 input signal. This signal is multiplexed with NFIO[7] signal of NF . PC_CD2 PCMCIA Card Detect2 input signal. This signal is multiplexed with NFIO[6] signal of NF . PC_WAIT PCMCIA Wait input signal to extend current access. This signal is multiplexed with NFIO[5] signal of NF . PC_READY PCMCIA Ready input signal indicates card is ready for access. Multiplexed with NFIO[4] signal of NF . PC_RST PCMCIA Reset output signal. This signal is multiplexed with NFRB signal of NF . PC_OE PCMCIA Memory Read Enable output signal asserted during common or attribute memory read cycles. This signal is multiplexed with NFALE signal of NF . signal is shared with RW of the EIM. PC_VS1 PCMCIA Voltage Sense1 input signal. This signal is multiplexed with NFIO[2] signal of NF . PC_VS2 PCMCIA Voltage Sense2 input signal. This signal is multiplexed with NFIO[1] signal of NF . PC_BVD1 PCMCIA Battery Voltage Detect1 input signal. This signal is multiplexed with NFIO[0] signal of NF . PC_BVD2 PCMCIA Battery Voltage Detect2 input signal. This signal is multiplexed with NF_WE signal of NF . PC_SPKOUT PCMCIA Speaker Out output signal. This signal is multiplexed with PWMO signal. PC_REG PCMCIA Register Select output signal. This signal is shared with EB2 of EIM. PC_CE1 PCMCIA Card Enable1 output signal. This signal is multiplexed with NFCE signal of NF . PC_CE2 PCMCIA Card Enable2 output signal. This signal is multiplexed with NFWP signal of NF . PC_IORD PCMCIA IO Read output signal. This signal is shared with EB3 of EIM. PC_IOWR PCMCIA IO Write output signal. This signal is shared with OE signal of EIM. PC_WP PCMCIA Write Protect input signal. This signal is multiplexed with NFIO[3] signal of NF .
multiplexed with NFCLE signal of NF . access and negated low for write access. This signal is multiplexed with NFRE signal of NF . PC_PWRON PCMCIA input signal to indicate that the card power has been applied and stabilized. CSPI1_SS1 is multiplexed with EXT_DMAGRANT. CSPI1_RDY Serial Data Ready signal. Also multiplexed with EXT_DMAREQ. CSPI2_MOSI Master Out/Slave In signal. This signal is multiplexed with USBH2_TXDP signal of USB OTG. CSPI2_MISO Master In/Slave Out signal. This signal is multiplexed with USBH2_TXDM signal of USB OTG. and SYS_CLK2 signal of SSI1 and SSI2. The pin name of this signal is simply TOUT. TOUT2 Timer Output signal from General Purpose Timer1 (GPT2). This signal is multiplexed with PWMO. TOUT3 Timer Output signal from General Purpose Timer1 (GPT3). This signal is multiplexed with PWMO. USB_BYP USB Bypass input active low signal. This signal can only be used for USB function, not for GPIO. USB_OC USB Over current input signal. This signal can only be used for USB function, not for GPIO. USBG_RXDP USB OTG Receive Data Plus input signal. This signal is muxed with SLCDC1_DAT15. USBG_RXDM USB OTG Receive Data Minus input signal. This signal is muxed with SLCDC1_DAT14. USBG_TXDP USB OTG Transmit Data Plus output signal. This signal is muxed with SLCDC1_DAT13. USBG_TXDM USB OTG Transmit Data Minus output signal. This signal is muxed with SLCDC1_DAT12. USBG_RXDAT USB OTG Transceiver differential data receive signal. Multiplexed with CSPI1_SS2. USBG_OE USB OTG Output Enable signal. This signal is muxed with SLCDC1_DAT11. USBG_ON USB OTG Transceiver ON output signal. This signal is muxed with SLCDC1_DAT9. signal of USB OTG. This signal is muxed with SLCDC1_DAT10.
10 Freescale Semiconductor
by programming the Function Multiplexing Control Register in the System Control chapter. an alternative multiplex for UART4_CTS. by programming the Function Multiplexing Control Register in the System Control chapter. USBH1_TXDM USB Host1 Transmit Data Minus output signal. Multiplexed with UART4_TXD and SLCDC1_DAT3. USBH1_RXDAT USB Host1 Transceiver differential data receive signal. Multiplexed with USBH1_FS. USBH1_OE USB Host1 Output Enable signal. This signal is muxed with SLCDC1_DAT2. USBH_ON USB Host transceiver ON output signal. This signal is muxed with SLCDC1_DAT0. USBG_SCL USB OTG I2C Clock input/output signal. This signal is multiplexed with SLCDC1_DAT8. USBG_SDA USB OTG I2C Data input/output signal. This signal is multiplexed with SLCDC1_DAT7. USBG_TXR_INT USB OTG transceiver interrupt input. Multiplexed with USBG_FS. up, via the Pull-up enable register, a 4.7k–69k external pull-up resistor must be added. via the Pull-up enable register, a 50k–69k external pull-up resistor must be added. SD2_CMD SD Command bidirectional signal. This signal is multiplexed with SLCDC1_CS signal from SLCDC1. SD2_CLK SD Output Clock signal. This signal is multiplexed with SLCDC1_CLK signal from SLCDC1. UART3_RXD Receive Data input signal. This signal is multiplexed with IR_RXD from FIRI. UART3_TXD Transmit Data output signal. This signal is multiplexed with IR_TXD from FIRI. UART4_RXD Receive Data input signal which is multiplexed with USBH1_RXDP and USBH1_TXDP . UART4_TXD Transmit Data output signal which is multiplexed with USBH1_TXDM. UART4_RTS Request to Send input signal which is multiplexed with USBH1_FS and USBH1_RXDP .
UART4_CTS Clear to Send output signal which is multiplexed with USBH1_TXDP and USBH1_RXDM. SYS_CLK1 SSI1 master clock. Multiplexed with TOUT. SSI2_CLK Serial clock signal which is output in master or input in slave. SSI2_FS Frame Sync signal which is output in master and input in slave. SYS_CLK2 SSI2 master clock. Multiplexed with TOUT. SSI3_FS Frame Sync signal which is output in master and input in slave. Multiplexed with SLCDC2_D0. SAP_CLK Serial clock signal which is output in master or input in slave. SAP_FS Frame Sync signal which is output in master and input in slave. OWIRE 1-Wire input and output signal. This signal is multiplexed with JTAG RTCK. of the General Purpose Timer module. PB[10:21], PF[16] Dedicated GPIO. When unused, program this signal as an input with the on-chip pull-up resistor enabled.
12 Freescale Semiconductor
3 Specifications
This section contains the electrical specifications and timing diagrams for the i.MX21S processor.
3.1 Maximum Ratings
Table 3 provides the maximum ratings. maximum-rated conditions for extended periods may affect device reliability. the alternate signal multiplexing) to choose which signals KP_ROW6 and KP_ROW7 are available. NVDD Noisy Supply for the I/O pins. There are six (6) I/O voltages, NVDD1 through NVDD6. Table 3. Maximum Ratings
- VDD is the supply voltage associated with the input. See Signal Multiplexing Scheme table in the reference manual.
3 Storage Temperature Range T storage -55 150 oC
3.2 Recommended Operating Range
enclosed I/O pads. This design allows different peripheral supply voltage levels in a system. the VDDA pins from other VDD pins. For more information about I/O pads grouping per VDD, please refer to Table 4.
3.3 DC Electrical Characteristics
Table 5 contains the DC characteristics of the i.MX21S. Table 4. 266 MHz Recommended Operating Range Table 5. DC Characteristics
14 Freescale Semiconductor
Table 6 shows the input and output capacitance for the device. Table 7 shows the power consumption for the device.
- Data labeled Typical is not guaranteed, but is intended as an indication of the IC's potential performance.
- For DSCR definition refer to the System Control chapter in the reference manual.
Table 6. Input/Output Capacitance Table 7. Power Consumption 1 Run Current QVDD = QVDDX = 1.65 V, NVDD1 = 1.8 V. NVDD2 through NVDD6 = VDDA = 3.1V. Core = 266 MHz, System = 133 MHz. 2 Sleep Current Standby current with Well Biasing System enabled.
- TA = 70°C for suffixes VK, VM, DVK, DVM, and SVK. TA = 85°C for suffixes CVK, CVM, and SCVK.
Table 5. DC Characteristics (Continued)
3.4 AC Electrical Characteristics
with an operating supply voltage from VDD min to VDD max under an operating temperature from TL to TH. to the reference manual’s System Control Chapter for details on drive strength settings. other signals required to meet 133 MHz timing. taken to minimize parasitic capacitance of associated printed circuit board traces. Table 8. Loading Guidelines for Fast IO Signals to Achieve 133 MHz Operation Table 9. 32k/26M Oscillator Signal Timing Table 10. CLKO Rise/Fall Time (at 30pF Loaded)
16 Freescale Semiconductor
3.5 DPLL Timing Specifications
predivider and Tdck is the output double clock period. Table 11. DPLL Specifications
3.6 Reset Module
Figure 3. Be aware that NVDD must ramp up to at least 1.7V for NVDD1 and 2.7V for NVDD2-6 before QVDD is powered up to prevent forward biasing. Figure 2. Timing Relationship with POR Figure 3. Timing Relationship with RESET_IN
18 Freescale Semiconductor
3.7 External DMA Request and Grant
request the DMAC for data transfer. device using the External DMA request should keep its request asserted until it is serviced by the DMAC. One External DMA request will initiate one DMA burst. are true, the External DMA Grant signal is asserted with the initiation of the DMA burst.
- The DMA channel for which the DMA burst is ongoing has request source as external DMA Request (as per source select register setting).
- REN and CEN bit of this channel are set.
- External DMA Request is asserted. After the grant is asserted, the External DMA request will not be sampled until completion of the DMA burst. As the external request is synchronized, the request synchronization will not be done during this period. The priority of the external request becomes low for the next consecutive burst, if another DMA request signal is asserted. Worst case—that is, the smallest burst (1 byt e read/write) timing diagrams are shown in Figure 4 and
Figure 5. Minimum and maximum timings for the External request and External grant signals are present DMA request is de-asserted immediately after sensing grant signal active. Table 12. Reset Module Timing Parameters
1 Width of input POWER_ON_RESET 800 – 800 – ms
2 Width of internal POWER_ON_RESET
5 Width of external hard-reset RESET_IN 4–4– C y c l e s o f C L K 3 2
Figure 4. Assertion of DMA External Grant Signal sensing grant signal active such that a new burst is not initiated. Figure 5. Safe Maximum Timings for External Request De-Assertion
3.8 CSPI Timing Diagrams
Table 13. DMA External Request and Grant Timing Parameters NOTE: Assuming in worst case the data is read/written from/to External device as per the above waveform.
20 Freescale Semiconductor
as well as to increment the data FIFO. Figure 6. Master CSPI Timing Diagram Using SPI_RDY Edge Trigger Figure 7. Master CSPI Timing Diagram Using SPI_RDY Level Trigger Figure 8. Master CSPI Timing Diagram Ignore SPI_RDY Level Trigger Figure 9. Slave CSPI Timing Diagram FIFO Advanced by BIT COUNT Figure 10. Slave CSPI Timing Diagram FIFO Advanced by SS Rising Edge
3.9 LCD Controller
Figure 11. SCLK to LD Timing Diagram Table 14. Timing Parameters for Figure 6 through Figure 10
1 SPI_RDY to SS output low 2T 1
- T = CSPI system clock period (PERCLK2).
3 Last SCLK edge to SS output high 2·Tsclk – ns
- WAIT = Number of bit clocks (SCLK) or 32.768 kHz clocks per Sample Period Control
Table 15. LCDC SCLK Timing Parameters The pixel clock is equal to LCDC_CLK / (PCD + 1). When it is in CSTN, TFT or monochrome mode with bus width = 1, SCLK is equal to the pixel clock. When it is in monochrome with other bus width settings, SCLK is equal to the pixel clock divided by bus width. The polarity of SCLK and LD can also be programmed. Maximum frequency of SCLK is HCLK / 3 for TFT and CSTN, otherwise LD output will be incorrect.
22 Freescale Semiconductor
Figure 12. 4/8/12/16/18 Bit/Pixel TFT Color Mode Panel Timing Table 16. 4/8/12/16/18 Bit/Pixel TFT Color Mode Panel Timing VSYN, HSYN and OE can be programmed as active high or active low. In Figure 12, all 3 signals are active low. XMAX is defined in number of pixels in one line.
Figure 13. Sharp TFT Panel Timing Table 17. Sharp TFT Panel Timing Falling of SPL/SPR aligns with first LD of line. Falling of PS aligns with rising edge of CLS. REV toggles in every HSYN period.
24 Freescale Semiconductor
Figure 14. Non-TFT Mode Panel Timing Table 18. Non-TFT Mode Panel Timing Ts is the SCLK period while Tpix is the pixel clock period. When it is in CSTN mode or monochrome mode with bus width = 1, T3 = Tpix = Ts. When it is in monochrome mode with bus width = 2, 4, and 8, T3 = 1, 2 and 4 Tpix respectively.
3.10 Smart LCD Controller
Figure 15. SLCDC Serial Transfer Timing
26 Freescale Semiconductor
Figure 16. SLCDC Parallel Transfers Timing Table 19. SLCDC Serial Transfer Timing Table 20. SLCDC Parallel Transfers Timing
3.11 Multimedia Card/Secure Digital Host Controller
SD module (inner system) and the application (user programming). Figure 17. Chip-Select Read Cycle Timing Diagram Table 21. SDHC Bus Timing Parameters
1 CLK frequency at Data transfer Mode (PP) 1— 10/30 cards
2 CLK frequency at Identification Mode 2
7 Output delay time 3 0 16 0 14 ns
28 Freescale Semiconductor
3.11.1 Command Response Timing on MMC/SD Bus
Figure 22 are defined in Table 22. Figure 18. Timing Diagrams at Identification Mode responding card. The other two diagrams show the separating periods NRC and NCC. Table 22. State Signal Parameters for Figure 18 through Figure 22
30 Freescale Semiconductor
Figure 20. Timing Diagrams at Data Read block mode, with the flow terminated by a stop transmission command.
Figure 21. Timing Diagrams at Data Write different scenarios on the bus.
32 Freescale Semiconductor
Figure 22. Stop Transmission During Different Scenarios Table 23. Timing Values for Figure 18 through Figure 22 Stop transmission received after last data block. Card becomes busy programming. Stop transmission received after last data block. Card becomes busy programming.
3.11.2 SDIO-IRQ and ReadWait Service Handling
continues until the source is removed (SD_DAT[1] returns to its high level). Figure 23. SDIO IRQ Timing Diagram Figure 24. SDIO ReadWait Timing Diagram Table 23. Timing Values for Figure 18 through Figure 22 (Continued)
34 Freescale Semiconductor
3.12 External Memory Interface (EMI) Electricals
3.12.1 NAND-Flash Controller (NFC) Interface
which drives the CPU clock (FCLK) that is fed through the NFCDIV block to generate the NFC clock. 66 MHz. It should also be noted that the default NFC clock on power up is 16.63 MHz. Figure 25. Command Latch Cycle Timing DIagram
36 Freescale Semiconductor
Table 24. NFC Target Timing Parameters1,2
- High is defined as 80% of signal value and low is defined as 20% of signal value. All timings are listed according to this NFC
clock frequency (multiples of NFC clock period) except NF16, which is not NFC clock related.
- The read data is generated by the NAND Flash device and sampled with the internal NFC clock.
22.17 MHz
33.25 MHz
3.13 Pulse-Width Modulator
available at the pulse-width modulator output (PWMO) external pin. Figure 29. PWM Output Timing Diagram Table 25. PWM Output Timing Parameters
1 System CLK frequency 1
38 Freescale Semiconductor
3.14 SDRAM Memory Controller
to the SDRAMC module in the i.MX21S. Figure 30. SDRAM Read Cycle Timing Diagram Table 26. SDRAM Read Cycle Timing Parameter Note: CKE is high during the read/write cycle.
Figure 31. SDRAM Write Cycle Timing Diagram
5 SDRAM access time (CL = 1) – – – – ns
6 Data out hold time
7 Data out high-impedance time (CL = 3) – t HZ
7 Data out high-impedance time (CL = 2) – t HZ
7 Data out high-impedance time (CL = 1) – – – – ns
8 Active to read/write command period (RC = 1) t
- tHZ = SDRAM data out high-impedance time, external SDRAM memory device dependent parameter.
- tRCD = SDRAM clock cycle time. The tRCD setting can be found in the i.MX21S reference manual.
Table 26. SDRAM Read Cycle Timing Parameter (Continued)
40 Freescale Semiconductor
Figure 32. SDRAM Refresh Timing Diagram Table 27. SDRAM Write Cycle Timing Parameter
6 Precharge cycle period
- Precharge cycle timing is included in the write timing diagram.
- tRP and tRCD = SDRAM clock cycle time. These settings can be found in the i.MX21 reference manual.
7 Active to read/write command delay t RCD
Figure 33. SDRAM Self-Refresh Cycle Timing Diagram Table 28. SDRAM Refresh Timing Parameters
6 Precharge cycle period t
- tRP and tRC = SDRAM clock cycle time. These settings can be found in the i.MX21 reference manual.
7 Auto precharge command period t RC
42 Freescale Semiconductor
3.15 Synchronous Serial Interface
mode, the transmitter and receiver each have their own clock and frame synchronization signals. are shown in Figure 34 through Figure 37. communicate with a wide variety of devices. The SSI can be connected to 4 set of ports, SAP, SSI1, SSI2 and SSI3. Figure 34. SSI Transmitter Internal Clock Timing Diagram Note: SRXD input in synchronous mode only.
44 Freescale Semiconductor
Table 29. SSI to SAP Ports Timing Parameters
14 SRXD hold time after (Rx) CK low 0 – 0 – ns
30 SRXD hole time after (Rx) CK low 0 – 0 – ns
32 SRXD hold after (Tx) CK falling 0 – 0 – ns
34 SRXD hold after (Tx) CK falling 0 – 0 – ns
- All the timings for the SSI are given for a non-inverted serial clock polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync
the clock signal STCK/SRCK and/or the frame sync STFS/SRFS shown in the tables and in the figures. Table 30. SSI to SSI1 Ports Timing Parameters Table 29. SSI to SAP Ports Timing Parameters (Continued)
46 Freescale Semiconductor
- All the timings for the SSI are given for a non-inverted serial clock polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync
the clock signal STCK/SRCK and/or the frame sync STFS/SRFS shown in the tables and in the figures. Table 31. SSI to SSI2 Ports Timing Parameters Table 30. SSI to SSI1 Ports Timing Parameters (Continued)
- All the timings for the SSI are given for a non-inverted serial clock polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync
the clock signal STCK/SRCK and/or the frame sync STFS/SRFS shown in the tables and in the figures. Table 31. SSI to SSI2 Ports Timing Parameters (Continued)
48 Freescale Semiconductor
Table 32. SSI to SSI3 Ports Timing Parameters
3.16.1 Reset Sequence with Reset Pulse Presence Pulse
The timing diagram for this sequence is shown in Figure 38. Figure 38. 1-Wire Initialization The reset pulse begins the initialization sequence and it is initiated when the RPP control register bit is set. to determine if at least one DS2502 is connected. Software will determine if more than one DS2502 exists.
- All the timings for the SSI are given for a non-inverted serial clock polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync
the clock signal STCK/SRCK and/or the frame sync STFS/SRFS shown in the tables and in the figures. Table 32. SSI to SSI3 Ports Timing Parameters (Continued)
50 Freescale Semiconductor
a zero, then no device was found.
3.16.2 Write 0
Figure 39. Write 0 Timing complete, the WR0 register will be auto cleared.
3.16.3 Write 1/Read Data
the 1 generated by the bus master (one-wire). completed. After a Read, the control register RDST bit is set to the value of the read. Figure 40. Write 1 Timing
Figure 41. Read Timing The precision of the generated clock is very important to get a proper behavior of the one-wire module. This module is based on a state machine which undertakes actions at defined times. The most stringent constraint is 0.0645 as a relative time imprecision. The Figure 34 gathers relative time precision for different main clock frequencies. the main clock is an exact integer multiple of 1 MHz, then the generated frequency will be exactly 1 MHz. A main clock frequency below 10 MHz might cause a misbehavior of the module. Table 33. System Timing Requirements Table 34. System Clock Requirements
52 Freescale Semiconductor
3.17 USB On-The-Go
covers the transfer modes and how they work from the ground up. all times, there is no end-of-transfer. Figure 42. USB Timing Diagram for Data Transfer to USB Transceiver (TX) Table 35. USB Timing Parameters for Data Transfer to USB Transceiver (TX)
Figure 43. USB Timing Diagram for Data Transfer from USB Transceiver (RX) Data Direction, Slave Acknowledge, Data, Data Acknowledge, and STOP. Figure 44. USB Timing Diagram for Data Transfer from USB Transceiver (I2C) Table 36. USB Timing Parameters for Data Transfer from USB Transceiver (RX) Table 37. USB Timing Parameters for Data Transfer from USB Transceiver (I2C)
1 Hold time (repeated) START condition 188 – ns
2 Data hold time 0 188 ns
3 Data setup time 88 – ns
4 HIGH period of the SCL clock 500 – ns
5 LOW period of the SCL clock 500 – ns
6 Setup time for STOP condition 185 – ns
54 Freescale Semiconductor
3.18 External Interface Module (EIM)
in Figure 45, and Table 38 defines the parameters of signals. Figure 45. EIM Bus Timing Diagram
Table 38. EIM Bus Timing Parameters
0.1 V Unit
- Clock refers to the system clock signal, HCLK, generated from the System DPLL
11 Burst Clock (BCLK) cycle time 15 – – 15 – – ns
56 Freescale Semiconductor
3.18.1 EIM External Bus Timing Diagrams
The following timing diagrams show the timing of accesses to memory or a peripheral. Figure 46. WSC = 1, A.HALF/E.HALF Note: Signals listed with lower case letters are internal to the device.
Figure 47. WSC = 1, WEA = 1, WEN = 1, A.HALF/E.HALF Note: Signals listed with lower case letters are internal to the device.
58 Freescale Semiconductor
Figure 48. WSC = 1, OEA = 1, A.WORD/E.HALF Note: Signals listed with lower case letters are internal to the device.
Figure 49. WSC = 1, WEA = 1, WEN = 1, A.WORD/E.HALF Note: Signals listed with lower case letters are internal to the device.
60 Freescale Semiconductor
Figure 50. WSC = 3, OEA = 2, A.WORD/E.HALF Note: Signals listed with lower case letters are internal to the device.
Figure 51. WSC = 3, WEA = 1, WEN = 3, A.WORD/E.HALF Note: Signals listed with lower case letters are internal to the device.
62 Freescale Semiconductor
Figure 52. WSC = 3, OEA = 4, A.WORD/E.HALF Note: Signals listed with lower case letters are internal to the device.
Figure 53. WSC = 3, WEA = 2, WEN = 3, A.WORD/E.HALF Note: Signals listed with lower case letters are internal to the device.
64 Freescale Semiconductor
Figure 54. WSC = 3, OEN = 2, A.WORD/E.HALF Note: Signals listed with lower case letters are internal to the device.
Figure 55. WSC = 3, OEA = 2, OEN = 2, A.WORD/E.HALF Note: Signals listed with lower case letters are internal to the device.
66 Freescale Semiconductor
Figure 56. WSC = 2, WWS = 1, WEA = 1, WEN = 2, A.WORD/E.HALF Note: Signals listed with lower case letters are internal to the device.
Figure 57. WSC = 1, WWS = 2, WEA = 1, WEN = 2, A.WORD/E.HALF Note: Signals listed with lower case letters are internal to the device.
68 Freescale Semiconductor
Figure 58. WSC = 2, WWS = 2, WEA = 1, WEN = 2, A.HALF/E.HALF Note: Signals listed with lower case letters are internal to the device.
Figure 59. WSC = 2, WWS = 1, WEA = 1, WEN = 2, EDC = 1, A.HALF/E.HALF Note: Signals listed with lower case letters are internal to the device.
70 Freescale Semiconductor
Figure 60. WSC = 2, CSA = 1, WWS = 1, A.WORD/E.HALF Note: Signals listed with lower case letters are internal to the device.
Figure 61. WSC = 3, CSA = 1, A.HALF/E.HALF Note: Signals listed with lower case letters are internal to the device.
72 Freescale Semiconductor
Figure 62. WSC = 2, OEA = 2, CNC = 3, BCM = 1, A.HALF/E.HALF Note: Signals listed with lower case letters are internal to the device.
Figure 63. WSC = 2, OEA = 2, WEA = 1, WEN = 2, CNC = 3, A.HALF/E.HALF Note: Signals listed with lower case letters are internal to the device.
74 Freescale Semiconductor
Figure 64. WSC = 3, SYNC = 1, A.HALF/E.HALF Note: Signals listed with lower case letters are internal to the device.
Figure 65. WSC = 2, SYNC = 1, DOL = [1/0], A.WORD/E.WORD Note: Signals listed with lower case letters are internal to the device.
76 Freescale Semiconductor
Figure 66. WSC = 2, SYNC = 1, DOL = [1/0], A.WORD/E.HALF Note: Signals listed with lower case letters are internal to the device.
Figure 67. WSC = 7, OEA = 8, SYNC = 1, DOL = 1, BCD = 1, BCS = 2, A.WORD/E.HALF Note: Signals listed with lower case letters are internal to the device.
78 Freescale Semiconductor
Figure 68. WSC = 7, OEA = 8, SYNC = 1, DOL = 1, BCD = 1, BCS = 1, A.WORD/E.HALF Note: Signals listed with lower case letters are internal to the device.
MC9328MX21S Technical Data, Rev. 1.1 Freescale Semiconductor 79
3.19 DTACK Mode Memory Access Timing Diagrams
When enabled, the DTACK input signal is used to externally terminate a data transfer. For DTACK enabled operations, a bus time-out monitor generates a bus error when an external bus cycle is not terminated by the DTACK input signal after 1024 HCLK clock cycles have elapsed, where HCLK is the internal system clock driven from the PLL module. For a 133 MHz HCLK setting, this time equates to 7.7 μs. Refer to the Section 3.5, “DPLL Timing Specifications” for more information on how to generate different HCLK frequencies. There are two modes of operation for the DTACK input signal: rising edge detection or level sensitive detection with a programmable insensitivity time. DTACK is only used during external asynchronous data transfers, thus the SYNC bit in the chip select control registers must be cleared. During edge detection mode, the EIM will terminate an external data transfer following the detection of the DTACK signal’s rising edge, so long as it occurs within the 1024 HCLK cycle time. Edge detection mode is used for devices that follow the PCMCIA standard. Note that DTACK rising edge detection mode can only be used for CS[5] operations. To configure CS[5] for DTACK rising edge detection, the following bits must be programmed in the Chip Select 5 Control Register and EIM Configuration Register:
- WSC bit field set to 0x3F and CSA (or CSN) set to 1 or greater in the Chip Select 5 Control Register
- AGE bit set in the EIM Configuration Register Other bits such as DSZ, OEA, OEN, and so on, may be set according to system and timing requirements of the external device. The requirement of setting CSA or CSN is required to allow the EIM to wait for the rising edge of DTACK during back-to-back external transfers, such as during DMA transfers or an internal 32-bit access through an external 16-bit data port. During level sensitive detection, the EIM will first hold off sampling the DTACK signal for at least 2 HCLK cycles, and up to 5 HCLK cycles as programmed by the DCT bits in the Chip Select Control Register. After this insensitivity time, the EIM will sample DTACK and if it detects that DTACK is logic high, it will continue the data transfer at the programmed number of wait states. However, if the EIM detects that DTACK is logic low, it will wait until DTACK goes to logic high to continue the access, so long as this occurs within the 1024 HCLK cycle time. If at anytime during an external data transfer DTACK goes to logic low, the EIM will wait until DTACK returns to logic high to resume the data transfer. Level detection is often used for asynchronous devices such graphic controller chips. Level detection may be used with any chip select except CS[4] as it is multiplexed with the DTACK signal. To configure a chip select for DTACK level sensitive detection, the following bits must be programmed in the Chip Select Control Register and EIM Configuration Register:
- EW bit set, WSC set to > 1, and CSN set to < 3 in the Chip Select Control Register
- BCD/DCT set to desired “insensitivity time” in the Ch ip Select Control Register. The “insensitivity time” is dictated by the external device’s timing requirements.
- AGE bit cleared in the EIM Configuration Register Other bits such as DSZ, OEA, OEN, and so on, may be set according to system and timing requirements of the external device. The waveforms in the following section provide examples of the DTACK signal operation.
80 Freescale Semiconductor
3.19.1 DTACK Example Waveforms: Inte rnal ARM AHB Word Accesses to
Figure 69. DTACK Edge Triggered Read Access, WSC=3F, OEA=8, OEN=5, AGE=1.
Figure 70. DTACK Level Sensitive Sequential Read Accesses, WSC=2, EW=1, DCT=1, AGE=0 (Example of
82 Freescale Semiconductor
Figure 71. DTACK Level Sensitive Sequential Write Accesses, WSC=2, EW=1, RWA=1, RWN=1, DCT=1,
3.20 I 2C Module
Direction, Slave Acknowledge, Data, Data Acknowledge, and STOP. Figure 72. Definition of Bus Timing for I2C Table 39. I2C Bus Timing Parameters
2 Data hold time
84 Freescale Semiconductor
4 Pin Assignment and Package Information
Table 40. i.MX21S Pin Assignment
4.1 MAPBGA Package Dimensions
Figure 73 illustrates the MAPBGA 14 mm × 14 mm × 1.41 mm package, which has 0.65 mm ball pitch. Figure 73. i.MX21 MAPBGA Mechanical Drawing
86 Freescale Semiconductor
4.2 MAPBGA Package Dimensions
Figure 74. i.MX21 MAPBGA Mechanical Drawing
5 Document Revision History
Table 41 provides the document changes for the MC9328MX21S Rev. 1.1. Table 41. Document Revision History Table 1 on page 3 Added VM and CVM devices. Table 40 on page 84 Added Package Drawing for the 17mm x 17mm package.
Document Number: MC9328MX21S Rev. 1.1 How to Reach Us: Home Page: www.freescale.com E-mail: support@freescale.com USA/Europe or Locations Not Listed: Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com Europe, Middle East, and Africa: Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com Japan: Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064, Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com Asia/Pacific: Freescale Semiconductor Hong Kong Ltd. Technical Information Center
2 Dai King Street
Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com For Literature Requests Only: Freescale Semiconductor Literature Distribution Center P .O. Box 5405 Denver, Colorado 80217 1-800-521-6274 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals”, must be validated for each customer application by customer’s technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. ARM, Multi- ICE, and the ARM Powered logo are registered trademarks of ARM Limited. ARM926EJ-S is a trademark of ARM Limited. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2005, 2006, 2007. All rights reserved.