MB9A110K

DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 89

Technical content

The following document contains information on Cypress products.

32-bit ARM® Cortex®-M3 based Microcontroller MB9AF111K, MB9AF112K Data Sheet (Full Production) Publication Number MB9A110K-DS706-00030 Revision 2.0 Issue Date February 20, 2015 CONFIDENTIAL Notice to Readers: This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur.

MB9A110K-DS706-00030-2v0-E, February 20, 2015 CONFIDENTIAL Notice On Data Sheet Designations Spansion Inc. issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all cases, however, readers are encouraged to verify that they have the latest information before finalizing their design. The following descriptions of Spansion data sheet designations are presented here to highlight their presence and definitions. Advance Information The Advance Information designation indicates that Spansion Inc. is developing one or more specific products, but has not committed any design to production. Information presented in a document with this designation is likely to change, and in some cases, development on the product may discontinue. Spansion Inc. therefore places the following conditions upon Advance Information content: “This document contains information on one or more products under development at Spansion Inc. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion Inc. reserves the right to change or discontinue work on this proposed product without notice.” Preliminary The Preliminary designation indicates that the product development has progressed such that a commitment to production has taken place. This designation covers several aspects of the product life cycle, including product qualification, initial production, and the subsequent phases in the manufacturing process that occur before full production is achieved. Changes to the technical specifications presented in a Preliminary document should be expected while keeping these aspects of production under consideration. Spansion places the following conditions upon Preliminary content: “This document states the current technical specifications regarding the Spansion product(s) described herein. The Preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications.” Combination Some data sheets contain a combination of products with different designations (Advance Information, Preliminary, or Full Production). This type of document distinguishes these products and their designations wherever necessary, typically on the first page, the ordering information page, and pages with the DC Characteristics table and the AC Erase and Program table (in the table notes). The disclaimer on the first page refers the reader to the notice on this page. Full Production (No Designation on Document) When a product has been in production for a period of time such that no changes or only nominal changes are expected, the Preliminary designation is removed from the data sheet. Nominal changes may include those affecting the number of ordering part numbers available, such as the addition or deletion of a speed option, temperature range, package type, or VIO range. Changes may also include those needed to clarify a description or to correct a typographical error or incorrect specification. Spansion Inc. applies the following conditions to documents in this category: “This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur.” Questions regarding these document designations may be directed to your local sales office.

32-bit ARM® Cortex®-M3 based Microcontroller MB9AF111K, MB9AF112K Data Sheet (Full Production) Publication Number MB9A110K-DS706-00030 Revision 2.0 Issue Date February 20, 2015 CONFIDENTIAL This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur.  Description The MB9A110K Series are a highly integrated 32-bit microcontrollers dedicated for embedded controllers with high-performance and low cost. These series are based on the ARM Cortex-M3 Processor with on-chip Flash memory and SRAM, and has peripheral functions such as Motor Control Timers, ADCs and Communication Interfaces (UART, CSIO, I2C, LIN). The products which are described in this data sheet are placed into TYPE5 product categories in "FM3 Famliy PERIPHERAL MANUAL". Note: ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries.

2 MB9A110K-DS706-00030-2v0-E, February 20, 2015

 Features  32-bit ARM Cortex-M3 Core  Processor version: r2p1  Up to 40MHz Frequency Operation  Integrated Nested Vectored Interrupt Controller (NVIC) : 1 NMI (non-maskable interrupt) and 48 peripheral interrupts and 16 priority levels  24-bit System timer (Sys Tick) : System timer for OS task management  On-chip Memories [Flash memory] This Series are based on two independent on-chip Flash memories.  MainFlash  Up to 128Kbyte  Read cycle : 0 wait-cycle  Security function for code protection  WorkFlash  32Kbyte  Read cycle : 0 wait-cycle  Security function is shared with code protection [SRAM] This Series contain a total of up to 16Kbyte on-chip SRAM. This is composed of two independent SRAM (SRAM0, SRAM1) . SRAM0 is connected to I-code bus and D-code bus of Cortex-M3 core. SRAM1 is connected to System bus.  SRAM0 : 8 Kbyte  SRAM1 : 8 Kbyte

February 20, 2015, MB9A110K-DS706-00030-2v0-E 3 CONFIDENTIAL  Multi-function Serial Interface (Max 4channels)  2 channels with 16-steps × 9-bits FIFO (ch.0, ch.1), 2 channels without FIFO (ch.3, ch.5)  Operation mode is selectable from the followings for each channel. (In ch.5, only UART and LIN are available.)  UART  CSIO  LIN  I2C [UART]  Full-duplex double buffer  Selection with or without parity supported  Built-in dedicated baud rate generator  External clock available as a serial clock  Hardware Flow control : Automatically control the transmission by CTS/RTS (only ch.4)  Various error detect functions available (parity errors, framing errors, and overrun errors) [CSIO]  Full-duplex double buffer  Built-in dedicated baud rate generator  Overrun error detect function available [LIN]  LIN protocol Rev.2.1 supported  Full-duplex double buffer  Master/Slave mode supported  LIN break field generate (can be changed 13 to 16-bit length)  LIN break delimiter generate (can be changed 1 to 4-bit length)  Various error detect functions available (parity errors, framing errors, and overrun errors) [I2C] Standard mode (Max 100kbps) / Fast-mode (Max 400kbps) supported  DMA Controller (4channels) DMA Controller has an independent bus for CPU, so CPU and DMA Controller can process simultaneously.  8 independently configured and operated channels  Transfer can be started by software or request from the built-in peripherals  Transfer address area: 32-bit (4Gbyte)  Transfer mode: Block transfer/Burst transfer/Demand transfer  Transfer data type: byte/half-word/word  Transfer block count: 1 to 16  Number of transfers: 1 to 65536  A/D Converter (Max 8channels) [12-bit A/D Converter]  Successive Approximation Register type  Built-in 2unit  Conversion time: 1.0μs@5V  Priority conversion available (priority at 2levels)  Scanning conversion mode  Built-in FIFO for conversion data storage (for SCAN conversion: 16steps, for Priority conversion: 4steps)

4 MB9A110K-DS706-00030-2v0-E, February 20, 2015

 Base Timer (Max 8channels) Operation mode is selectable from the followings for each channel.  16-bit PWM timer  16-bit PPG timer  16/32-bit reload timer  16/32-bit PWC timer  General Purpose I/O Port This series can use its pins as General Purpose I/O ports when they are not used for external bus or peripherals. Moreover, the port relocate function is built in. It can set which I/O port the peripheral function can be allocated.  Capable of pull-up control per pin  Capable of reading pin level directly  Built-in the port relocate function  Up 36 fast General Purpose I/O Ports  Some pin is 5V tolerant I/O. See "PIN DESCRIPTION" to confirm the corresponding pins.  Multi-function Timer The Multi-function timer is composed of the following blocks.  16-bit free-run timer × 3ch.  Input capture × 4ch.  Output compare × 6ch.  A/D activating compare × 3ch.  Waveform generator × 3ch.  16-bit PPG timer × 3ch. The following function can be used to achieve the motor control.  PWM signal output function  DC chopper waveform output function  Dead time function  Input capture function  A/D convertor activate function  DTIF (Motor emergency stop) interrupt function  Real-time clock (RTC) The Real-time clock can count Year/Month/Day/Hour/Minute/Second/A day of the week from 01 to 99.  Interrupt function with specifying date and time (Year/Month/Day/Hour/Minute/Second/A day of the week.) is available. This function is also available by specifying only Year, Month, Day, Hour or Minute.  Timer interrupt function after set time or each set time.  Capable of rewriting the time with continuing the time count.  Leap year automatic count is available.

February 20, 2015, MB9A110K-DS706-00030-2v0-E 5 CONFIDENTIAL  Quadrature Position/Revolution Counter (QPRC) The Quadrature Position/Revolution Counter (QPRC) is used to measure the position of the position encoder. Moreover, it is possible to use up/down counter.  The detection edge of the three external event input pins AIN, BIN and ZIN is configurable.  16-bit position counter  16-bit revolution counter  Two 16-bit compare registers  Dual Timer (32/16-bit Down Counter) The Dual Timer consists of two programmable 32/16-bit down counters. Operation mode is selectable from the followings for each channel.  Free-running  Periodic (=Reload)  One-shot  Watch Counter The Watch counter is used for wake up from Low Power Consumption mode. Interval timer: up to 64s (Max) @ Sub Clock : 32.768kHz  External Interrupt Controller Unit  Up to 6 external interrupt input pin  Include one non-maskable interrupt (NMI)  Watchdog Timer (2channels) A watchdog timer can generate interrupts or a reset when a time-out value is reached. This series consists of two different watchdogs, a "Hardware" watchdog and a "Software" watchdog. "Hardware" watchdog timer is clocked by low-speed internal CR oscillator. Therefore, ”Hardware" watchdog is active in any power saving mode except RTC and STOP and Deep stand-by RTC and Deep stand-by STOP.  CRC (Cyclic Redundancy Check) Accelerator The CRC accelerator helps a verify data transmission or storage integrity. CCITT CRC16 and IEEE-802.3 CRC32 are supported.  CCITT CRC16 Generator Polynomial: 0x1021  IEEE-802.3 CRC32 Generator Polynomial: 0x04C11DB7

6 MB9A110K-DS706-00030-2v0-E, February 20, 2015

 Clock and Reset [Clocks] Five clock sources (2 external oscillators, 2 internal CR oscillator, and Main PLL) that are dynamically selectable.  Main Clock : 4MHz to 48MHz  Sub Clock : 32.768kHz  High-speed internal CR Clock : 4MHz  Low-speed internal CR Clock : 100kHz  Main PLL Clock [Resets]  Reset requests from INITX pin  Power on reset  Software reset  Watchdog timers reset  Low-voltage detector reset  Clock supervisor reset  Clock Super Visor (CSV) Clocks generated by internal CR oscillators are used to supervise abnormality of the external clocks.  External OSC clock failure (clock stop) is detected, reset is asserted.  External OSC frequency anomaly is detected, interrupt or reset is asserted.  Low-Voltage Detector (LVD) This Series include 2-stage monitoring of voltage on the VCC pins. When the voltage falls below the voltage has been set, Low-V oltage Detector generates an interrupt or reset.  LVD1: error reporting via interrupt  LVD2: auto-reset operation  Low Power Consumption Mode Six Low Power Consumption modes supported.  SLEEP  TIMER  RTC  STOP  Deep stand-by RTC  Deep stand-by STOP  Debug Serial Wire JTAG Debug Port (SWJ-DP)  Power Supply Wide range voltage: VCC = 2.7V to 5.5V

February 20, 2015, MB9A110K-DS706-00030-2v0-E 7 CONFIDENTIAL  Product Lineup  Memory size Product name MB9AF111K MB9AF112K On-chip Flash memory MainFlash 64 Kbyte 128 Kbyte WorkFlash 32 Kbyte 32 Kbyte On-chip SRAM SRAM0 8 Kbyte 8 Kbyte SRAM1 8 Kbyte 8 Kbyte Total 16 Kbyte 16 Kbyte  Function Product name MB9AF111K MB9AF112K Pin count 48/52 CPU Cortex-M3 Freq. 40 MHz Power supply voltage range 2.7V to 5.5V DMAC 4ch. (Max) Multi-function Serial Interface (UART/CSIO/LIN/I2C) 4ch. (Max) with 16-steps × 9-bits FIFO : ch.0, ch.1 without FIFO : ch.3, ch.5 (In ch.5, only UART and LIN are available.) Base Timer (PWC/ Reload timer/PWM/PPG) 8ch. (Max) MF- Timer A/D activation compare 3ch. 1 unit (Max) Input capture 4ch. Free-run timer 3ch. Output compare 6ch. Waveform generator 3ch. PPG 3ch. QPRC 1ch. (Max) Dual Timer 1 unit Real-time clock 1 unit Watch Counter 1 unit CRC Accelerator Yes Watchdog timer 1ch. (SW) + 1ch. (HW) External Interrupts 6 pins (Max) + NMI × 1 General Purpose I/O ports 36 pins (Max) 12-bit A/D converter 8ch. (2 units) CSV (Clock Super Visor) Yes LVD (Low-V oltage Detector) 2ch. Built-in OSC High-speed 4 MHz Low-speed 100 kHz Debug Function SWJ-DP Note: All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the General I/O port according to your function use. See "Electrical Characteristics 4.AC Characteristics (3)Built-in CR Oscillation Characteristics" for accuracy of built-in CR.

8 MB9A110K-DS706-00030-2v0-E, February 20, 2015

 Packages Product name Package MB9AF111K MB9AF112K LQFP: FPT-48P-M49 (0.5mm pitch)  QFN: LCC-48P-M73 (0.5mm pitch)  LQFP: FPT-52P-M02 (0.65mm pitch)  : Supported Note : See "Package Dimensions" for detailed information on each package.

February 20, 2015, MB9A110K-DS706-00030-2v0-E 9 CONFIDENTIAL  Pin Assignment  FPT-48P-M49 (TOP VIEW) VSS P81 P80 VCC P60/SIN5_0/TIOA2_2/INT15_1/IC00_0/WKUP3 P61/SOT5_0/TIOB2_2/UHCONX/DTTI0X_2 P0F/NMIX/CROUT_1/RTCCO_0/SUBOUT_0/WKUP0 P04/TDO/SWO P03/TMS/SWDIO P02/TDI P01/TCK/SWCLK P00/TRSTX VCC 1 36 P21/SIN0_0/INT06_1/WKUP2 P50/INT00_0/AIN0_2/SIN3_1 2 35 P22/AN07/SOT0_0/TIOB7_1 P51/INT01_0/BIN0_2/SOT3_1 3 34 P23/AN06/SCK0_0/TIOA7_1 P52/INT02_0/ZIN0_2/SCK3_1 4 33 AVSS P39/DTTI0X_0/ADTG_2 5 32 AVRH P3A/RTO00_0/TIOA0_1/RTCCO_2/SUBOUT_2 6 31 AVCC P3B/RTO01_0/TIOA1_1 7 30 P15/AN05/SOT0_1/IC03_2 P3C/RTO02_0/TIOA2_1 8 29 P14/AN04/SIN0_1/INT03_1/IC02_2 P3D/RTO03_0/TIOA3_1 9 28 P13/AN03/SCK1_1/IC01_2/RTCCO_1/SUBOUT_1 P3E/RTO04_0/TIOA4_1 10 27 P12/AN02/SOT1_1/IC00_2 P3F/RTO05_0/TIOA5_1 11 26 P11/AN01/SIN1_1/INT02_1/FRCK0_2/IC02_0/WKUP1 VSS 12 25 P10/AN00 C VCC P46/X0A P47/X1A INITX P49/TIOB0_0 P4A/TIOB1_0 PE0/MD1 MD0 PE2/X0 PE3/X1 VSS LQFP - 48 <Note> The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

10 MB9A110K-DS706-00030-2v0-E, February 20, 2014

 LCC-48P-M73 (TOP VIEW) VSS P81 P80 VCC P60/SIN5_0/TIOA2_2/INT15_1/IC00_0/WKUP3 P61/SOT5_0/TIOB2_2/UHCONX/DTTI0X_2 P0F/NMIX/CROUT_1/RTCCO_0/SUBOUT_0/WKUP0 P04/TDO/SWO P03/TMS/SWDIO P02/TDI P01/TCK/SWCLK P00/TRSTX VCC 1 36 P21/SIN0_0/INT06_1/WKUP2 P50/INT00_0/AIN0_2/SIN3_1 2 35 P22/AN07/SOT0_0/TIOB7_1 P51/INT01_0/BIN0_2/SOT3_1 3 34 P23/AN06/SCK0_0/TIOA7_1 P52/INT02_0/ZIN0_2/SCK3_1 4 33 AVSS P39/DTTI0X_0/ADTG_2 5 32 AVRH P3A/RTO00_0/TIOA0_1/RTCCO_2/SUBOUT_2 6 31 AVCC P3B/RTO01_0/TIOA1_1 7 30 P15/AN05/SOT0_1/IC03_2 P3C/RTO02_0/TIOA2_1 8 29 P14/AN04/SIN0_1/INT03_1/IC02_2 P3D/RTO03_0/TIOA3_1 9 28 P13/AN03/SCK1_1/IC01_2/RTCCO_1/SUBOUT_1 P3E/RTO04_0/TIOA4_1 10 27 P12/AN02/SOT1_1/IC00_2 P3F/RTO05_0/TIOA5_1 11 26 P11/AN01/SIN1_1/INT02_1/FRCK0_2/IC02_0/WKUP1 VSS 12 25 P10/AN00 C VCC P46/X0A P47/X1A INITX P49/TIOB0_0 P4A/TIOB1_0 PE0/MD1 MD0 PE2/X0 PE3/X1 VSS QFN - 48 <Note> The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

February 20, 2015, MB9A110K-DS706-00030-2v0-E 11 CONFIDENTIAL  FPT-52P-M02 (TOP VIEW) VSS P81 P80 VCC P60/SIN5_0/TIOA2_2/INT15_1/IC00_0/WKUP3 P61/SOT5_0/TIOB2_2/UHCONX/DTTI0X_2 P0F/NMIX/CROUT_1/RTCCO_0/SUBOUT_0/WKUP0 P04/TDO/SWO P03/TMS/SWDIO P02/TDI P01/TCK/SWCLK P00/TRSTX NC VCC 1 39 P21/SIN0_0/INT06_1/WKUP2 P50/INT00_0/AIN0_2/SIN3_1 2 38 P22/AN07/SOT0_0/TIOB7_1 P51/INT01_0/BIN0_2/SOT3_1 3 37 P23/AN06/SCK0_0/TIOA7_1 P52/INT02_0/ZIN0_2/SCK3_1 4 36 NC NC 5 35 AVSS P39/DTTI0X_0/ADTG_2 6 34 AVRH P3A/RTO00_0/TIOA0_1/RTCCO_2/SUBOUT_2 7 33 AVCC P3B/RTO01_0/TIOA1_1 8 32 P15/AN05/SOT0_1/IC03_2 P3C/RTO02_0/TIOA2_1 9 31 P14/AN04/SIN0_1/INT03_1/IC02_2 P3D/RTO03_0/TIOA3_1 10 30 P13/AN03/SCK1_1/IC01_2/RTCCO_1/SUBOUT_1 P3E/RTO04_0/TIOA4_1 11 29 P12/AN02/SOT1_1/IC00_2 P3F/RTO05_0/TIOA5_1 12 28 P11/AN01/SIN1_1/INT02_1/FRCK0_2/IC02_0/WKUP1 VSS 13 27 P10/AN00 C VCC P46/X0A P47/X1A INITX P49/TIOB0_0 P4A/TIOB1_0 NC PE0/MD1 MD0 PE2/X0 PE3/X1 VSS LQFP - 52 <Note> The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

12 MB9A110K-DS706-00030-2v0-E, February 20, 2014

 List of Pin Functions  List of pin numbers The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin. Pin No Pin Name I/O circuit type Pin state type LQFP-48 QFN-48 LQFP-52 1 1 VCC - 2 2 P50 I * H INT00_0 AIN0_2 SIN3_1 3 3 P51 I * H INT01_0 BIN0_2 SOT3_1 4 4 P52 I * H INT02_0 ZIN0_2 SCK3_1 - 5 NC - 5 6 P39 E I DTTI0X_0 ADTG_2 6 7 P3A G I RTO00_0 TIOA0_1 RTCCO_2 SUBOUT_2 7 8 P3B G I RTO01_0 TIOA1_1 8 9 P3C G I RTO02_0 TIOA2_1 9 10 P3D G I RTO03_0 TIOA3_1 10 11 P3E G I RTO04_0 TIOA4_1 11 12 P3F G I RTO05_0 TIOA5_1 12 13 VSS -

February 20, 2015, MB9A110K-DS706-00030-2v0-E 13 CONFIDENTIAL Pin No Pin Name I/O circuit type Pin state type LQFP-48 QFN-48 LQFP-52 13 14 C - 14 15 VCC - 15 16 P46 D M X0A 16 17 P47 D N X1A 17 18 INITX B C 18 19 P49 E I TIOB0_0 19 20 P4A E I TIOB1_0 - 21 NC - 20 22 PE0 C P MD1 21 23 MD0 J D 22 24 PE2 A A X0 23 25 PE3 A B X1 24 26 VSS - 25 27 P10 F K AN00 26 28 P11 F F AN01 SIN1_1 INT02_1 FRCK0_2 IC02_0 WKUP1 27 29 P12 F K AN02 SOT1_1 IC00_2 28 30 P13 F K AN03 SCK1_1 IC01_2 RTCCO_1 SUBOUT_1 29 31 P14 F L AN04 SIN0_1 INT03_1 IC02_2

14 MB9A110K-DS706-00030-2v0-E, February 20, 2014

SOT0_1 IC03_2 31 33 A VCC - 32 34 A VRH - 33 35 A VSS - - 36 NC - 34 37 P23 F K AN06 SCK0_0 TIOA7_1 35 38 P22 F K AN07 SOT0_0 TIOB7_1 36 39 P21 E G SIN0_0 INT06_1 WKUP2 - 40 NC - 37 41 P00 E E TRSTX 38 42 P01 E E TCK SWCLK 39 43 P02 E E TDI 40 44 P03 E E TMS SWDIO 41 45 P04 E E TDO SWO 42 46 P0F E J NMIX CROUT_1 RTCCO_0 SUBOUT_0 WKUP0 43 47 P61 E I SOT5_0 TIOB2_2 UHCONX DTTI0X_2

February 20, 2015, MB9A110K-DS706-00030-2v0-E 15 CONFIDENTIAL Pin No Pin Name I/O circuit type Pin state type LQFP-48 QFN-48 LQFP-52 44 48 P60 I * G SIN5_0 TIOA2_2 INT15_1 IC00_0 WKUP3 45 49 VCC - 46 50 P80 H O 47 51 P81 H O 48 52 VSS - * : 5V tolerant I/O

16 MB9A110K-DS706-00030-2v0-E, February 20, 2014

 List of pin functions The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin. Module Pin name Function Pin No LQFP-48 QFN-48 LQFP-52 ADC ADTG_2 A/D converter external trigger input pin 5 6 AN00 A/D converter analog input pin. ANxx describes ADC ch.xx. 25 27 AN01 26 28 AN02 27 29 AN03 28 30 AN04 29 31 AN05 30 32 AN06 34 37 AN07 35 38 Base Timer TIOA0_1 Base timer ch.0 TIOA pin 6 7 TIOB0_0 Base timer ch.0 TIOB pin 18 19 Base Timer TIOA1_1 Base timer ch.1 TIOA pin 7 8 TIOB1_0 Base timer ch.1 TIOB pin 19 20 Base Timer TIOA2_1 Base timer ch.2 TIOA pin 8 9 TIOA2_2 44 48 TIOB2_2 Base timer ch.2 TIOB pin 43 47 Base Timer 3 TIOA3_1 Base timer ch.3 TIOA pin 9 10 Base Timer 4 TIOA4_1 Base timer ch.4 TIOA pin 10 11 Base Timer 5 TIOA5_1 Base timer ch.5 TIOA pin 11 12 Base Timer TIOA7_1 Base timer ch.7 TIOA pin 34 37 TIOB7_1 Base timer ch.7 TIOB pin 35 38 Debugger SWCLK Serial wire debug interface clock input pin 38 42 SWDIO Serial wire debug interface data input/output pin 40 44 SWO Serial wire viewer output pin 41 45 TCK J-TAG test clock input pin 38 42 TDI J-TAG test data input pin 39 43 TDO J-TAG debug data output pin 41 45 TMS J-TAG test mode state input/output pin 40 44 TRSTX J-TAG test reset Input pin 37 41 External Interrupt INT00_0 External interrupt request 00 input pin 2 2 INT01_0 External interrupt request 01 input pin 3 3 INT02_0 External interrupt request 02 input pin 4 4 INT02_1 26 28 INT03_1 External interrupt request 03 input pin 29 31 INT06_1 External interrupt request 06 input pin 36 39 INT15_1 External interrupt request 15 input pin 44 48 NMIX Non-Maskable Interrupt input pin 42 46

February 20, 2015, MB9A110K-DS706-00030-2v0-E 17 CONFIDENTIAL Module Pin name Function Pin No LQFP-48 QFN-48 LQFP-52 GPIO P00 General-purpose I/O port 0 37 41 P01 38 42 P02 39 43 P03 40 44 P04 41 45 P0F 42 46 P10 General-purpose I/O port 1 25 27 P11 26 28 P12 27 29 P13 28 30 P14 29 31 P15 30 32 P21 General-purpose I/O port 2 36 39 P22 35 38 P23 34 37 P39 General-purpose I/O port 3 5 6 P3A 6 7 P3B 7 8 P3C 8 9 P3D 9 10 P3E 10 11 P3F 11 12 P46 General-purpose I/O port 4 15 16 P47 16 17 P49 18 19 P4A 19 20 P50 General-purpose I/O port 5 2 2 P51 3 3 P52 4 4 P60 General-purpose I/O port 6 44 48 P61 43 47 P80 General-purpose I/O port 8 46 50 P81 47 51 PE0 General-purpose I/O port E 20 22 PE2 22 24 PE3 23 25

18 MB9A110K-DS706-00030-2v0-E, February 20, 2014

Pin No. LQFP-48 QFN-48 LQFP-52 Multi- function Serial SIN0_0 Multi-function serial interface ch.0 input pin 36 39 SIN0_1 29 31 SOT0_0 (SDA0_0) Multi-function serial interface ch.0 output pin. This pin operates as SOT0 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA0 when it is used in an I2C (operation mode 4). 35 38 SOT0_1 (SDA0_1) 30 32 SCK0_0 (SCL0_0) Multi-function serial interface ch.0 clock I/O pin. This pin operates as SCK0 when it is used in a CSIO (operation modes 2) and as SCL0 when it is used in an I2C (operation mode 4). 34 37 Multi- function Serial SIN1_1 Multi-function serial interface ch.1 input pin 26 28 SOT1_1 (SDA1_1) Multi-function serial interface ch.1 output pin. This pin operates as SOT1 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA1 when it is used in an I2C (operation mode 4). 27 29 SCK1_1 (SCL1_1) Multi-function serial interface ch.1 clock I/O pin. This pin operates as SCK1 when it is used in a CSIO (operation modes 2) and as SCL1 when it is used in an I2C (operation mode 4). 28 30

February 20, 2015, MB9A110K-DS706-00030-2v0-E 19 CONFIDENTIAL Module Pin name Function Pin No. LQFP-48 QFN-48 LQFP-52 Multi- function Serial SIN3_1 Multi-function serial interface ch.3 input pin 2 2 SOT3_1 (SDA3_1) Multi-function serial interface ch.3 output pin. This pin operates as SOT3 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA3 when it is used in an I2C (operation mode 4). 3 3 SCK3_1 (SCL3_1) Multi-function serial interface ch.3 clock I/O pin. This pin operates as SCK3 when it is used in a CSIO (operation modes 2) and as SCL3 when it is used in an I2C (operation mode 4). 4 4 Multi- function Serial SIN5_0 Multi-function serial interface ch.5 input pin 44 48 SOT5_0 Multi-function serial interface ch.5 output pin. This pin operates as SOT5 when it is used in a UART/LIN (operation modes 0, 1, 3). 43 47

20 MB9A110K-DS706-00030-2v0-E, February 20, 2014

DTTI0X_0 Input signal controlling wave form generator outputs RTO00 to RTO05 of multi-function timer 0. 5 6 DTTI0X_2 43 47 FRCK0_2 16-bit free-run timer ch.0 external clock input pin 26 28 IC00_0 16-bit input capture ch.0 input pin of multi-function timer 0. ICxx describes channel number. 44 48 IC00_2 27 29 IC01_2 28 30 IC02_0 26 28 IC02_2 29 31 IC03_2 30 32 RTO00_0 (PPG00_0) Wave form generator output pin of multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output modes. 6 7 RTO01_0 (PPG00_0) Wave form generator output pin of multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output modes. 7 8 RTO02_0 (PPG02_0) Wave form generator output pin of multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output modes. 8 9 RTO03_0 (PPG02_0) Wave form generator output pin of multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output modes. 9 10 RTO04_0 (PPG04_0) Wave form generator output pin of multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output modes. 10 11 RTO05_0 (PPG04_0) Wave form generator output pin of multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output modes. 11 12

February 20, 2015, MB9A110K-DS706-00030-2v0-E 21 CONFIDENTIAL Module Pin name Function Pin No LQFP-48 QFN-48 LQFP-52 Quadrature Position/ Revolution Counter AIN0_2 QPRC ch.0 AIN input pin 2 2 BIN0_2 QPRC ch.0 BIN input pin 3 3 ZIN0_2 QPRC ch.0 ZIN input pin 4 4 Real-time clock RTCCO_0 0.5 seconds pulse output pin of Real-time clock pin 42 46 RTCCO_1 28 30 RTCCO_2 6 7 SUBOUT_0 Sub clock output pin 42 46 SUBOUT_1 28 30 SUBOUT_2 6 7 Low Power Consumption Mode WKUP0 Deep stand-by mode return signal input pin 0 42 46 WKUP1 Deep stand-by mode return signal input pin 1 26 28 WKUP2 Deep stand-by mode return signal input pin 2 36 39 WKUP3 Deep stand-by mode return signal input pin 3 44 48

22 MB9A110K-DS706-00030-2v0-E, February 20, 2014

RESET INITX External Reset Input. A reset is valid when INITX="L". 17 18 Mode MD0 Mode 0 pin. During normal operation, MD0="L" must be input. During serial programming to Flash memory, MD0="H" must be input. 21 23 MD1 Mode 1 pin. During serial programming to Flash memory, MD1="L" must be input. 20 22 POWER VCC Power supply Pin 1 1 VCC Power supply Pin 14 15 VCC Power supply Pin 45 49 GND VSS GND Pin 12 13 VSS GND Pin 24 26 VSS GND Pin 48 52 CLOCK X0 Main clock (oscillation) input pin 22 24 X0A Sub clock (oscillation) input pin 15 16 X1 Main clock (oscillation) I/O pin 23 25 X1A Sub clock (oscillation) I/O pin 16 17 CROUT_1 Built-in high-speed CR-osc clock output port 42 46 Analog POWER A VCC A/D converter analog power pin 31 33 A VRH A/D converter analog reference voltage input pin 32 34 Analog GND A VSS A/D converter GND pin 33 35 C pin C Power stabilization capacity pin 13 14 NC pin NC NC pin. NC pin should be kept open. - 5 NC NC pin. NC pin should be kept open. - 21 NC NC pin. NC pin should be kept open. - 36 NC NC pin. NC pin should be kept open. - 40

February 20, 2015, MB9A110K-DS706-00030-2v0-E 23 CONFIDENTIAL  I/O Circuit Type Type Circuit Remarks A It is possible to select the main oscillation / GPIO function When the main oscillation is selected.  Oscillation feedback resistor : Approximately 1MΩ  With Standby mode control When the GPIO is selected.  CMOS level output.  CMOS level hysteresis input  With pull-up resistor control  With standby mode control  Pull-up resistor : Approximately 50kΩ  IOH= -4mA, IOL= 4mA B  CMOS level hysteresis input  Pull-up resistor : Approximately 50kΩ P-ch P-ch N-ch R R P-ch P-ch N-ch Pull-up resistor Feedback resistor Pull-up resistor Digital output Digital output Pull-up resistor control Digital input Standby mode Control Clock input Standby mode Control Digital input Standby mode Control Digital output Digital output Pull-up resistor control Pull-up resistor Digital input

24 MB9A110K-DS706-00030-2v0-E, February 20, 2015

C N-ch  Open drain output  CMOS level hysteresis input D It is possible to select the sub oscillation / GPIO function When the sub oscillation is selected.  Oscillation feedback resistor : Approximately 5MΩ  With Standby mode control When the GPIO is selected.  CMOS level output.  CMOS level hysteresis input  With pull-up resistor control  With standby mode control  Pull-up resistor : Approximately 50kΩ  IOH= -4mA, IOL= 4mA X0A X1A P-ch P-ch N-ch R R P-ch P-ch N-ch Pull-up resistor Feedback resistor Pull-up resistor Digital input Digital output Digital output Digital output Pull-up resistor control Digital input Standby mode Control Clock input Standby mode Control Digital input Standby mode Control Digital output Digital output Pull-up resistor control

February 20, 2015, MB9A110K-DS706-00030-2v0-E 25 CONFIDENTIAL Type Circuit Remarks E P-chP-ch N-ch R  CMOS level output  CMOS level hysteresis input  With pull-up resistor control  With standby mode control  Pull-up resistor : Approximately 50kΩ  IOH= -4mA, IOL= 4mA  When this pin is used as an I2C pin, the digital output P-ch transistor is always off  +B input is available F P-chP-ch N-ch R  CMOS level output  CMOS level hysteresis input  With input control  Analog input  With pull-up resistor control  With standby mode control  Pull-up resistor : Approximately 50kΩ  IOH= -4mA, IOL= 4mA  When this pin is used as an I2C pin, the digital output P-ch transistor is always off  +B input is available Digital output Digital output Pull-up resistor control Digital input Standby mode Control Digital output Digital output Pull-up resistor control Digital input Standby mode Control Analog input Input control

26 MB9A110K-DS706-00030-2v0-E, February 20, 2015

G P-chP-ch N-ch R  CMOS level output  CMOS level hysteresis input  With pull-up resistor control  With standby mode control  Pull-up resistor : Approximately 50kΩ  IOH= -12mA, IOL= 12mA  +B input is available H P-ch N-ch R  CMOS level output  CMOS level hysteresis input  With standby mode control  IOH= -20.5mA, IOL=18.5mA Digital output Digital output Pull-up resistor control Digital input Standby mode Control Digital output Digital output Digital input Standby mode Control

February 20, 2015, MB9A110K-DS706-00030-2v0-E 27 CONFIDENTIAL Type Circuit Remarks I P-chP-ch N-ch R  CMOS level output  CMOS level hysteresis input  5V tolerant  With pull-up resistor control  With standby mode control  Pull-up resistor : Approximately 50kΩ  IOH= -4mA, IOL= 4mA  Available to control of PZR registers. J CMOS level hysteresis input Digital output Digital output Pull-up resistor control Digital input Standby mode Control Mode input

28 MB9A110K-DS706-00030-2v0-E, February 20, 2015

 Handling Precautions Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Spansion semiconductor devices. 1. Precautions for Product Design This section describes precautions when designing electronic equipment using semiconductor devices.  Absolute Maximum Ratings Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.  Recommended Operating Conditions Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges. Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.  Processing and Protection of Pins These precautions must be followed when handling the pins which connect semiconductor d evices to power supply and input/output functions. (1) Preventing Over-V oltage and Over-Current Conditions Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage. (2) Protection of Output Pins Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device. Therefore, avoid this type of connection. (3) Handling of Unused Input Pins Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.  Latch-up Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up. CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following: (1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc. (2) Be sure that abnormal current flows do not occur during the power-on sequence. Code: DS00-00004-3E

February 20, 2015, MB9A110K-DS706-00030-2v0-E 29 CONFIDENTIAL  Observance of Safety Regulations and Standards Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.  Fail-Safe Design Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.  Precautions Related to Usage of Devices Spansion semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval. 2. Precautions for Package Mounting Package mounting may be either lead insertion type or surface mount type. In either case, for heat re sistance during soldering, you should only mount under Spansion 's recommended conditions. For detailed information about mount conditions, contact your sales representative.  Lead Insertion Type Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket. Direct mounting onto boards normally involves processes for inserting leads into through -holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Spansion recommended mounting conditions. If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.  Surface Mount Type Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch resul ts in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges. You must use appropriate mounting techniques. Spansion recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Spansion ranking of recommended conditions.

30 MB9A110K-DS706-00030-2v0-E, February 20, 2015

 Lead-Free Packaging CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.  Storage of Semiconductor Devices Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following: (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight. (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C. When you open Dry Package that recommends humidity 40% to 70% relative humidity. (3) When necessary, Spansion packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage. (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.  Baking Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Spansion recommended conditions for baking. Condition: 125°C/24 h  Static Electricity Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions: (1) Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatu s for ion generation may be needed to remove electricity. (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment. (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through hi gh resistance (on the level of 1 MΩ). Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended. (4) Ground all fixtures and instruments, or protect with anti-static measures. (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

February 20, 2015, MB9A110K-DS706-00030-2v0-E 31 CONFIDENTIAL 3. Precautions for Use Environment Reliability of semiconductor devices depends on ambient temperature and other conditions as described above. For reliable performance, do the following: (1) Humidity Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing. (2) Discharge of Static Electricity When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges. (3) Corrosive Gases, Dust, or Oil Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices. (4) Radiation, Including Cosmic Radiation Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate. (5) Smoke, Flame CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases. Customers considering the use of Spansion products in other special environmental conditions should consult with sales representatives. Please check the latest handling precautions at the following URL. http://www.spansion.com/fjdocuments/fj/datasheet/e-ds/DS00-00004.pdf

32 MB9A110K-DS706-00030-2v0-E, February 20, 2015

 Handling Devices  Power supply pins In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating. Moreover, connect the current supply source with each Power supply pins and GND pins of this device at low impedance. It is also advisable that a ceramic capacitor of approximately 0.1 µF be conne cted as a bypass capacitor between each Power supply pins and GND pins, between A VCC pin and A VSS pin near this device.  Stabilizing power supply voltage A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed 0.1 V/μs when there is a momentary fluctuation on switching the power supply.  Crystal oscillator circuit Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator (or ceramic oscillator), and the bypass capacitor to ground are located as close to the device as possible. It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation. Evaluate oscillation of your using crystal oscillator by your mount board.  Using an external clock When using an external clock, the clock signal should be input to the X0, X0A pin only and the X1, X1A pin should be kept open.  Handling when using Multi-function serial pin as I2C pin If it is using Multi-function serial pin as I2C pins, P-ch transistor of digital output is always disable. However, I2C pins need to keep the electrical characteristic like other pins and not to connect to external I2C bus system with power OFF.  Example of Using an External Clock Device X0(X0A) X1(X1A) Open

February 20, 2015, MB9A110K-DS706-00030-2v0-E 33 CONFIDENTIAL  C pin This series contains the regulator. Be sure to connect a smoothing capacitor (CS) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor. However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor. A smoothing capacitor of about 4.7μF would be recommended for this series.  Mode pins (MD0) Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.  NC pins NC pin should be kept open.  Notes on power-on Turn power on/off in the following order or at the same time. If not using the A/D converter, connect A VCC =VCC and A VSS = VSS. Turning on :VCC → A VCC → A VRH Turning off : A VRH → A VCC → VCC  Serial Communication There is a possibility to receive wrong data due to the noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise. Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.  Differences in features among the products with different memory sizes and between Flash products and MASK products The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash products and MASK products are different because chip layout and memory structures are different. If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.  Pull-Up function of 5V tolerant I/O Please do not input the signal more than VCC voltage at the time of Pull-Up function use of 5V tolerant I/O. Device C VSS CS GND

34 MB9A110K-DS706-00030-2v0-E, February 20, 2015

 Block Diagram Cortex-M3 Core @40 MHz(Max) MainFlash I/F Clock Reset Generator Dual-Timer Watchdog Timer (Hardware) DMAC 4ch. Watch Counter Unit 0 CSV External Interrupt Controller 6-pin + NMI Power-On Reset SRAM0

8 Kbyte

I D Sys MB9AF111K, F112K NVIC Watchdog Timer (Software) Unit 1 TRSTX,TCK, TDI,TMS AVCC, AVSS, AVRH AN[07:00] TIOAx TIOBx C TDO SCKx SINx SOTx INTx NMIX P0x, P1x, PFx INITX MODE-Ctrl IRQ-Monitor MD[1:0] Regulator CRC Accelerator ADTG_2 MainFlash

64 Kbyte/

128 Kbyte

4ch. (with FIFO ch.0 - ch.1) GPIO PIN-Function-Ctrl LVD ROM Table SWJ-DP LVD Ctrl Base Timer 16-bit 8ch./ 32-bit 4ch. RTCCO, SUBOUT WKUP[3:0]Deep Standby Ctrl Real-Time Clock Multi-Function Timer 16-bit Free-Run Timer 3ch. 16-bit Output Compare 6ch. 16-bit Input Capture 4ch. A/D Activation Compare 3ch. 16-bit PPG 3ch. DTTI0X RTOx FRCKx QPRC 1ch. AIN0 BIN0 ZIN0 IC0x 12-bit A/D Converter Waveform Generator 3ch. WorkFlash

32 KbyteWorkFlash I/F

AHB-APB Bridge: APB0(Max 42 MHz) Multi-layer AHB (Max 42 MHz) AHB-AHB Bridge AHB-APB Bridge : APB1 (Max 42 MHz) AHB-APB Bridge : APB2 (Max 42 MHz)  Memory Size See "Memory size" in "Product Lineup" to confirm the memory size.

February 20, 2015, MB9A110K-DS706-00030-2v0-E 35 CONFIDENTIAL  Memory Map  Memory Map (1) Peripherals Area 0x41FF_FFFF Reserved 0x4006_1000 0x4006_0000 DMAC Reserved 0x4003_C000 0x4003_B000 RTC 0x4003_A000 Watch Counter 0x4003_9000 CRC 0x4003_8000 MFS Reserved 0x4003_6000 0x4003_5000 LVD/DS mode 0x4003_4000 Reserved 0x4003_3000 GPIO 0x4003_2000 Reserved 0x4003_1000 Int-Req. Read 0x4003_0000 EXTI 0x4002_F000 Reserved 0x4002_E000 CR Trim 0x4002_8000 Reserved 0x4002_7000 A/DC 0x4002_6000 QPRC 0x4002_5000 Base Timer 0x4002_4000 PPG Reserved 0x4002_1000 0x4002_0000 MFT unit0 0x4001_6000 Reserved 0x4001_5000 Dual Timer 0x4001_3000 Reserved 0x4001_2000 SW WDT 0x4001_1000 HW WDT 0x4001_0000 Clock/Reset 0x4000_1000 Reserved 0x4000_0000 MainFlash I/F 0xFFFF_FFFF Reserved 0xE010_0000 0xE000_0000 Cortex-M3 Private Peripherals 0x7000_0000 Reserved 0x6000_0000 External Device Area 0x4400_0000 Reserved 0x4200_0000 32Mbyte Bit band alias 0x4000_0000 Peripherals 0x2400_0000 Reserved 0x2200_0000 32Mbyte Bit band alias 0x200E_1000 Reserved See the next page "Memory Map (2)" for the memory size details. 0x200E_0000 WorkFlash I/F 0x200C_0000 WorkFlash 0x2008_0000 Reserved 0x2000_0000 SRAM1 0x1FFF_0000 SRAM0 0x0010_2000 Reserved 0x0010_0000 Security/CR Trim 0x0000_0000 MainFlash

36 MB9A110K-DS706-00030-2v0-E, February 20, 2015

 Memory Map (2) * : See "MB9A310K/110K Series Flash programming Manual" for sector structure of Flash. MB9AF112K 0x200E_0000 Reserved WorkFlash 32Kbyte 0x200C_8000 0x200C_0000 SA0-3 (8KBx4) Reserved 0x2000_2000 0x2000_0000 SRAM1 8Kbyte 0x1FFF_E000 SRAM0 8Kbyte Reserved 0x0010_2000 0x0010_1000 CR trimming 0x0010_0000 Security Reserved 0x0002_0000 0x0000_0000 SA8-9 (48KBx2) MainFlash 128Kbyte SA4-7 (8KBx4) MB9AF111K 0x200E_0000 Reserved WorkFlash 32Kbyte 0x200C_8000 0x200C_0000 SA0-3 (8KBx4) Reserved 0x2000_2000 0x2000_0000 SRAM1 8Kbyte 0x1FFF_E000 SRAM0 8Kbyte Reserved 0x0010_2000 0x0010_1000 CR trimming 0x0010_0000 Security Reserved 0x0001_0000 MainFlash 64Kbyte 0x0000_0000 SA8-9 (16KBx2) SA4-7 (8KBx4)

February 20, 2015, MB9A110K-DS706-00030-2v0-E 37 CONFIDENTIAL  Peripheral Address Map Start address End address Bus Peripherals 0x4000_0000 0x4000_0FFF AHB MainFlash I/F register 0x4000_1000 0x4000_FFFF Reserved 0x4001_0000 0x4001_0FFF APB0 Clock/Reset Control 0x4001_1000 0x4001_1FFF Hardware Watchdog timer 0x4001_2000 0x4001_2FFF Software Watchdog timer 0x4001_3000 0x4001_4FFF Reserved 0x4001_5000 0x4001_5FFF Dual-Timer 0x4001_6000 0x4001_FFFF Reserved 0x4002_0000 0x4002_0FFF APB1 Multi-function timer unit0 0x4002_1000 0x4002_3FFF Reserved 0x4002_4000 0x4002_4FFF PPG 0x4002_5000 0x4002_5FFF Base Timer 0x4002_6000 0x4002_6FFF Quadrature Position/Revolution Counter 0x4002_7000 0x4002_7FFF A/D Converter 0x4002_8000 0x4002_DFFF Reserved 0x4002_E000 0x4002_EFFF Internal CR trimming 0x4002_F000 0x4002_FFFF Reserved 0x4003_0000 0x4003_0FFF APB2 External Interrupt Controller 0x4003_1000 0x4003_1FFF Interrupt Request Batch-Read Function 0x4003_2000 0x4003_2FFF Reserved 0x4003_3000 0x4003_3FFF GPIO 0x4003_4000 0x4003_4FFF Reserved 0x4003_5000 0x4003_57FF Low V oltage Detector 0x4003_5800 0x4003_5FFF Deep stand-by mode Controller 0x4003_6000 0x4003_7FFF Reserved 0x4003_8000 0x4003_8FFF Multi-function serial Interface 0x4003_9000 0x4003_9FFF CRC 0x4003_A000 0x4003_AFFF Watch Counter 0x4003_B000 0x4003_BFFF Real-time clock 0x4003_C000 0x4003_FFFF Reserved 0x4004_0000 0x4005_FFFF AHB Reserved 0x4006_0000 0x4006_0FFF DMAC register 0x4006_1000 0x41FF_FFFF Reserved 0x200E_0000 0x200E_FFFF WorkFlash I/F register

38 MB9A110K-DS706-00030-2v0-E, February 20, 2015

 Pin Status in Each CPU State The terms used for pin status have the following meanings.  INITX=0 This is the period when the INITX pin is the "L" level.  INITX=1 This is the period when the INITX pin is the "H" level.  SPL=0 This is the status that standby pin level setting bit (SPL) in standby mode control register (STB_CTL) is set to "0".  SPL=1 This is the status that standby pin level setting bit (SPL) in standby mode control register (STB_CTL) is set to "1".  Input enabled Indicates that the input function can be used.  Internal input fixed at "0" This is the status that the input function cannot be used. Internal input is fixed at "L".  Hi-Z Indicates that the output drive transistor is disabled and the pin is put in the Hi -Z state.  Setting disabled Indicates that the setting is disabled.  Maintain previous state Maintains the state that was immediately prior to entering the current mode. If a built-in peripheral function is operating, the output follows the peripheral function. If the pin is being used as a port, that output is maintained.  Analog input is enabled Indicates that the analog input is enabled.  GPIO selected In Deep stand-by mode, pins switch to the general-purpose I/O port.

February 20, 2015, MB9A110K-DS706-00030-2v0-E 39 CONFIDENTIAL  List of Pin Status Pin status type Function group Power-on reset or low-voltage detection state INITX input state Device internal reset state Run mode or sleep mode state Timer mode, RTC mode, or sleep mode state Deep stand-by RTC mode or Deep stand-by STOP mode state Return from Deep stand-by mode state Power supply unstable Power supply stable Power supply stable Power supply stable Power supply stable Power supply stable - INITX = 0 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 - - - - SPL = 0 SPL = 1 SPL = 0 SPL = 1 - A GPIO selected Setting disabled Setting disabled Setting disabled Maintain previous state Maintain previous state Hi-Z / Internal input fixed at "0" Maintain previous state Hi-Z / Internal input fixed at "0" Maintain previous state Main crystal oscillator input pin Input enabled Input enabled Input enabled Input enabled Input enabled Input enabled Input enabled Input enabled Input enabled B GPIO selected Setting disabled Setting disabled Setting disabled Maintain previous state Maintain previous state Hi-Z / Internal input fixed at "0" Maintain previous state Hi-Z / Internal input fixed at "0" Maintain previous state Main crystal oscillator output pin Hi-Z/ Internal input fixed at "0"/ or Input enable Hi-Z / Internal input fixed at "0" Hi-Z / Internal input fixed at "0" Maintain previous state Maintain previous state /When oscillation stop*1,Hi-Z/ Internal input fixed at "0" Maintain previous state /When oscillation stop*1,Hi-Z/ Internal input fixed at "0" Maintain previous state /When oscillation stop*1,Hi-Z/ Internal input fixed at "0" Maintain previous state /When oscillation stop*1,Hi-Z/ Internal input fixed at "0" Maintain previous state /When oscillation stop*1,Hi-Z// Internal input fixed at "0" C INITX input pin Pull-up / Input enabled Pull-up / Input enabled Pull-up / Input enabled Pull-up / Input enabled Pull-up / Input enabled Pull-up / Input enabled Pull-up / Input enabled Pull-up / Input enabled Pull-up / Input enabled D Mode input pin Input enabled Input enabled Input enabled Input enabled Input enabled Input enabled Input enabled Input enabled Input enabled E JTAG selected Hi-Z Pull-up / Input enabled Pull-up / Input enabled Maintain previous state Maintain previous state Maintain previous state Maintain previous state Maintain previous state Maintain previous state GPIO selected Setting disabled Setting disabled Setting disabled Hi-Z / Internal input fixed at "0" Maintain previous state Hi-Z / Internal input fixed at "0" Maintain previous state

40 MB9A110K-DS706-00030-2v0-E, February 20, 2015

Timer mode, RTC mode, or sleep mode state Deep stand-by RTC mode or Deep stand-by STOP mode state Return from Deep stand-by mode state Power supply unstable Power supply stable Power supply stable Power supply stable Power supply stable Power supply stable - INITX = 0 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 - - - - SPL = 0 SPL = 1 SPL = 0 SPL = 1 - F WKUP enabled Setting disabled Setting disabled Setting disabled Maintain previous state Maintain previous state Maintain previous state WKUP input enabled Hi-Z / WKUP input enabled GPIO selected Analog input selected Hi-Z Hi-Z / Internal input fixed at "0" / Analog input enabled Hi-Z / Internal input fixed at "0" / Analog input enabled Hi-Z / Internal input fixed at "0" / Analog input enabled Hi-Z / Internal input fixed at "0" / Analog input enabled Hi-Z / Internal input fixed at "0" / Analog input enabled Hi-Z / Internal input fixed at "0" / Analog input enabled Hi-Z / Internal input fixed at "0" / Analog input enabled Hi-Z / Internal input fixed at "0" / Analog input enabled External interrupt enabled selected Setting disabled Setting disabled Setting disabled Maintain previous state Maintain previous state Maintain previous state GPIO selected Hi-Z / Internal input fixed at "0" GPIO selected Resource other than above selected Hi-Z / Internal input fixed at "0" GPIO selected Maintain previous state Maintain previous state G WKUP enabled Setting disabled Setting disabled Setting disabled Maintain previous state Maintain previous state Maintain previous state WKUP input enabled Hi-Z / WKUP input enabled GPIO selected External interrupt enabled selected Setting disabled Setting disabled Setting disabled Maintain previous state Maintain previous state Maintain previous state GPIO selected Hi-Z / Internal input fixed at "0" GPIO selected Resource other than above selected Hi-Z Hi-Z / Input enabled Hi-Z / Input enabled Hi-Z / Internal input fixed at "0" GPIO selected Maintain previous state Maintain previous state H External interrupt enabled selected Setting disabled Setting disabled Setting disabled Maintain previous state Maintain previous state Maintain previous state GPIO selected Hi-Z / Internal input fixed at "0" GPIO selected Resource other than above selected Hi-Z Hi-Z / Input enabled Hi-Z / Input enabled Hi-Z / Internal input fixed at "0" GPIO selected Maintain previous state Maintain previous state I resource selected Hi-Z Hi-Z / Input enabled Hi-Z / Input enabled Maintain previous state Maintain previous state Hi-Z / Internal input fixed at "0" GPIO selected Hi-Z / Internal input fixed at "0" GPIO selected GPIO selected Maintain previous state Maintain previous state

February 20, 2015, MB9A110K-DS706-00030-2v0-E 41 CONFIDENTIAL Pin status type Function group Power-on reset or low-voltage detection state INITX input state Device internal reset state Run mode or sleep mode state Timer mode, RTC mode, or sleep mode state Deep stand-by RTC mode or Deep stand-by STOP mode state Return from Deep stand-by mode state Power supply unstable Power supply stable Power supply stable Power supply stable Power supply stable Power supply stable - INITX = 0 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 - - - - SPL = 0 SPL = 1 SPL = 0 SPL = 1 - J NMIX selected Setting disabled Setting disabled Setting disabled Maintain previous state Maintain previous state Maintain previous state WKUP input enabled Hi-Z / WKUP input enabled GPIO selected Resource other than above selected Hi-Z Hi-Z / Input enabled Hi-Z / Input enabled Hi-Z / Internal input fixed at "0" GPIO selected Maintain previous state K Analog input selected Hi-Z Hi-Z / Internal input fixed at "0" / Analog input enabled Hi-Z / Internal input fixed at "0" / Analog input enabled Hi-Z / Internal input fixed at "0" / Analog input enabled Hi-Z / Internal input fixed at "0" / Analog input enabled Hi-Z / Internal input fixed at "0" / Analog input enabled Hi-Z / Internal input fixed at "0" / Analog input enabled Hi-Z / Internal input fixed at "0" / Analog input enabled Hi-Z / Internal input fixed at "0" / Analog input enabled Resource other than above selected Setting disabled Setting disabled Setting disabled Maintain previous state Maintain previous state Hi-Z / Internal input fixed at "0" GPIO selected Hi-Z / Internal input fixed at "0" GPIO selected GPIO selected Maintain previous state Maintain previous state L Analog input selected Hi-Z Hi-Z / Internal input fixed at "0" / Analog input enabled Hi-Z / Internal input fixed at "0" / Analog input enabled Hi-Z / Internal input fixed at "0" / Analog input enabled Hi-Z / Internal input fixed at "0" / Analog input enabled Hi-Z / Internal input fixed at "0" / Analog input enabled Hi-Z / Internal input fixed at "0" / Analog input enabled Hi-Z / Internal input fixed at "0" / Analog input enabled Hi-Z / Internal input fixed at "0" / Analog input enabled External interrupt enabled selected Setting disabled Setting disabled Setting disabled Maintain previous state Maintain previous state Maintain previous state GPIO selected Hi-Z / Internal input fixed at "0" GPIO selected Resource other than above selected Hi-Z / Internal input fixed at "0" GPIO selected Maintain previous state Maintain previous state M GPIO selected Setting disabled Setting disabled Setting disabled Maintain previous state Maintain previous state Hi-Z / Internal input fixed at "0" Maintain previous state Hi-Z / Internal input fixed at "0" Maintain previous state Sub crystal oscillator input pin Input enabled Input enabled Input enabled Input enabled Input enabled Input enabled Input enabled Input enabled Input enabled

42 MB9A110K-DS706-00030-2v0-E, February 20, 2015

Timer mode, RTC mode, or sleep mode state Deep stand-by RTC mode or Deep stand-by STOP mode state Return from Deep stand-by mode state Power supply unstable Power supply stable Power supply stable Power supply stable Power supply stable Power supply stable - INITX = 0 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 - - - - SPL = 0 SPL = 1 SPL = 0 SPL = 1 - N GPIO selected Setting disabled Setting disabled Setting disabled Maintain previous state Maintain previous state Hi-Z / Internal input fixed at "0" Maintain previous state Hi-Z / Internal input fixed at "0" Maintain previous state Sub crystal oscillator output pin Hi-Z/ Internal input fixed at "0"/ or Input enable Hi-Z / Internal input fixed at "0" Hi-Z / Internal input fixed at "0" Maintain previous state Maintain previous state /When oscillation stop*2,Hi-Z/ Internal input fixed at "0" Maintain previous state /When oscillation stop*2,Hi-Z/ Internal input fixed at "0" Maintain previous state /When oscillation stop*2,Hi-Z/ Internal input fixed at "0" Maintain previous state /When oscillation stop*2,Hi-Z/ Internal input fixed at "0" Maintain previous state /When oscillation stop*2,Hi-Z/ Internal input fixed at "0" O GPIO selected Hi-Z Hi-Z / Input enabled Hi-Z / Input enabled Maintain previous state Maintain previous state Hi-Z / Internal input fixed at "0" Maintain previous state Hi-Z / Internal input fixed at "0" Maintain previous state P Mode input pin Input enabled Input enabled Input enabled Input enabled Input enabled Input enabled Input enabled Input enabled Input enabled GPIO selected Setting disabled Setting disabled Setting disabled Maintain previous state Maintain previous state Hi-Z / Input enabled Maintain previous state Hi-Z / Input enabled Maintain previous state *1 : Oscillation is stopped at sub timer mode, low-speed CR timer mode, RTC mode, stop mode, deep stand-by RTC mode, and deep stand-by stop mode. *2 : Oscillation is stopped at stop mode and deep stand-by stop mode.

February 20, 2015, MB9A110K-DS706-00030-2v0-E 43 CONFIDENTIAL  Electrical Characteristics 1. Absolute Maximum Ratings Parameter Symbol Rating Unit Remarks Min Max Power supply voltage *1, *2 Vcc Vss - 0.5 Vss + 6.5 V Analog power supply voltage *1, *3 A Vcc Vss - 0.5 Vss + 6.5 V Analog reference voltage *1, *3 A VRH Vss - 0.5 Vss + 6.5 V Input voltage VI Vss - 0.5 Vcc + 0.5 (≤6.5V) V Vss - 0.5 Vss + 6.5 V 5V tolerant Analog pin input voltage VIA Vss - 0.5 A Vcc + 0.5 (≤6.5V) V Output voltage VO Vss - 0.5 Vcc + 0.5 (≤6.5V) V Clamp maximum current ICLAMP -2 +2 mA *7 Clamp total maximum current Σ[ICLAMP] +20 mA *7 "L" level maximum output current *4 IOL - 10 mA 4mA type 20 mA 12mA type 39 mA P80, P81 "L" level average output current *5 IOLA V - 4 mA 4mA type 12 mA 12mA type 18.5 mA P80, P81 "L" level total maximum output current ∑IOL - 100 mA "L" level total average output current *6 ∑IOLA V - 50 mA "H" level maximum output current *4 IOH - - 10 mA 4mA type - 20 mA 12mA type - 39 mA P80, P81 "H" level average output current *5 IOHA V - - 4 mA 4mA type - 12 mA 12mA type - 20.5 mA P80, P81 "H" level total maximum output current ∑IOH - - 100 mA "H" level total average output current *6 ∑IOHA V - - 50 mA Power consumption PD - 300 mW Storage temperature TSTG - 55 + 150 °C *1 : These parameters are based on the condition that VSS = AVSS = 0.0V . *2 : Vcc must not drop below VSS - 0.5V . *3 : Ensure that the voltage does not to exceed Vcc + 0.5 V , for example, when the power is turned on. *4 : The maximum output current is the peak value for a single pin. *5 : The average output is the average current for a single pin over a period of 100 ms. *6 : The total average output current is the average current for all pins over a period of 100 ms.

44 MB9A110K-DS706-00030-2v0-E, February 20, 2015

*7 :  See "List of Pin Functions" and "I/O Circuit Type" about +B input available pin.  Use within recommended operating conditions.  Use at DC voltage (current) the +B input.  The +B signal should always be applied a limiting resistance placed between the +B signal and the device.  The value of the limiting resistance should be set so that when the +B signal is applied the input current to the device pin does not exceed rated values, either instantaneously or for prolonged periods.  Note that when the device drive current is low, such as in the low-power consumpsion modes, the +B input potential may pass through the protective diode and increase the potential at the VCC and AVCC pin, and this may affect other devices.  Note that if a +B signal is input when the device power supply is off (not fixed at 0V), the power supply is provided from the pins, so that incomplete operation may result.  The following is a recommended circuit example (I/O equivalent circuit). <WARNING> Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings. 2. Recommended Operating Conditions R +B input (0V to 16V) Protection Diode P-ch VCC VCC Limiting resistor N-ch AVCC Analog input Digital input Digital output

February 20, 2015, MB9A110K-DS706-00030-2v0-E 45 CONFIDENTIAL (Vss = A Vss = 0.0V) Parameter Symbol Conditions Value Unit Remarks Min Max Power supply voltage Vcc - 2.7*2 5.5 V Analog power supply voltage A Vcc - 2.7 5.5 V A Vcc=Vcc Analog reference voltage A VRH - 2.7 A Vcc V Smoothing capacitor CS - 1 10 μF For built-in regulator*1 Operating temperature Ta - - 40 + 105 °C *1 : See " · C Pin" in "Handling Devices" for the connection of the smoothing capacitor. *2 : In between less than the minimum power supply voltage and low voltage reset/i nterrupt detection voltage or more, instruction execution and low voltage detection function by built-in High-speed CR(including Main PLL is used) or built-in Low-speed CR is possible to operate only. <WARNING> The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges. Always use semiconductor devices within their recommended operating con dition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

46 MB9A110K-DS706-00030-2v0-E, February 20, 2015

1. DC Characteristics (1) Current Rating (Vcc = A Vcc = 2.7V to 5.5V , Vss = A Vss = 0V, Ta = - 40°C to + 105°C) Parameter Symbol Pin name Conditions Value Unit Remarks Typ*3 Max*4 RUN mode current Icc VCC PLL RUN mode CPU : 40 MHz, Peripheral : 40 MHz, MainFlash 0 Wait FRWTR.RWT = 00 FSYNDN.SD = 000 32 41 mA *1, *5 CPU : 40 MHz, Peripheral : 40 MHz, MainFlash 3 Wait FRWTR.RWT = 00 FSYNDN.SD = 011 21 28 mA *1, *5 High-speed CR RUN mode CPU/ Peripheral : 4 MHz*2 MainFlash 0 Wait FRWTR.RWT = 00 FSYNDN.SD = 000 3.9 7.7 mA *1 Sub RUN mode CPU/ Peripheral : 32 kHz MainFlash 0 Wait FRWTR.RWT = 00 FSYNDN.SD = 000 0.15 3.2 mA *1, *6 Low-speed CR RUN mode CPU/ Peripheral : 100 kHz MainFlash 0 Wait FRWTR.RWT = 00 FSYNDN.SD = 000 0.2 3.3 mA *1 SLEEP mode current Iccs PLL SLEEP mode Peripheral : 40 MHz 10 15 mA *1, *5 High-speed CR SLEEP mode Peripheral : 4 MHz*2 1.2 4.4 mA *1 Sub SLEEP mode Peripheral : 32 kHz 0.1 3.1 mA *1, *6 Low-speed CR SLEEP mode Peripheral : 100 kHz 0.1 3.1 mA *1 *1 : When all ports are fixed. *2 : When setting it to 4 MHz by trimming. *3 : Ta=+25°C, VCC=5.5V *4 : Ta=+105°C, VCC=5.5V *5 : When using the crystal oscillator of 4 MHz(Including the current consumption of the oscillation circuit) *6 : When using the crystal oscillator of 32 kHz(Including the current consumption of the oscillation circuit)

February 20, 2015, MB9A110K-DS706-00030-2v0-E 47 CONFIDENTIAL (Vcc = A Vcc = 2.7V to 5.5V , USBVcc = 3.0V to 3.6V , Vss = A Vss = 0V, Ta = - 40°C to + 105°C) Parameter Symbol Pin name Conditions Value Unit Remarks Typ*2 Max*2 TIMER mode current ICCT VCC Main TIMER mode Ta = + 25°C, When LVD is off 5.2 6 mA *1, *3 Ta = + 105°C, When LVD is off - 9 mA *1, *3 Sub TIMER mode Ta = + 25°C, When LVD is off 60 230 μA *1, *4 Ta = + 105°C, When LVD is off - 3.1 mA *1, *4 RTC mode current ICCR RTC mode Ta = + 25°C, When LVD is off 50 210 μA *1, *4 Ta = + 105°C, When LVD is off - 3.1 mA *1, *4 STOP mode current ICCH STOP mode Ta = + 25°C, When LVD is off 35 200 μA *1 Ta = + 105°C, When LVD is off - 3 mA *1 Deep stand-by mode current ICCRD Deep stand-by RTC mode Ta = + 25°C, When LVD is off RAM hold off 30 160 μA *1, *4 Ta = + 25°C, When LVD is off RAM hold on 33 160 mA *1, *4 Ta = + 105°C, When LVD is off RAM hold off - 600 μA *1 Ta = + 105°C, When LVD is off RAM hold on - 610 mA *1 ICCHD Deep stand-by STOP mode Ta = + 25°C, When LVD is off RAM hold off 20 150 μA *1, *4 Ta = + 25°C, When LVD is off RAM hold on 23 150 mA *1, *4 Ta = + 105°C, When LVD is off RAM hold off - 600 μA *1 Ta = + 105°C, When LVD is off RAM hold on - 610 mA *1 *1 : When all ports are fixed. *2 : VCC=5.5V *3 : When using the crystal oscillator of 4 MHz(Including the current consumption of the oscillation circuit) *4 : When using the crystal oscillator of 32 kHz(Including the current consumption of the oscillation circuit)

48 MB9A110K-DS706-00030-2v0-E, February 20, 2015

• Low-Voltage Detection Current (VCC = 2.7V to 5.5V , VSS = 0V , Ta = - 40°C to + 105°C) Parameter Symbol Pin name Conditions Value Unit Remarks Typ Max Low-voltage detection circuit (LVD) power supply current ICCLVD VCC At operation for interrupt Vcc = 5.5V 4 7 μA At not detect
• Flash Memory Current (VCC = 2.7V to 5.5V , VSS = 0V , Ta = - 40°C to + 105°C) Parameter Symbol Pin name Conditions Value Unit Remarks Typ Max Flash memory write/erase current ICCFLASH VCC MainFlash At Write/Erase 11.4 13.1 mA WorkFlash At Write/Erase 11.4 13.1 mA
• A/D Converter Current (VCC = AVCC = 2.7V to 5.5V , VSS = AVSS = A VRL = 0V , Ta = - 40°C to + 105°C) Parameter Symbol Pin name Conditions Value Unit Remarks Typ Max Power supply current ICCAD A VCC At 1unit operation 0.57 0.72 mA At stop 0.06 20 μA Reference power supply current ICCA VRH A VRH At 1unit operation A VRH=5.5V 1.1 1.96 mA At stop 0.06 4 μA

February 20, 2015, MB9A110K-DS706-00030-2v0-E 49 CONFIDENTIAL (2) Pin Characteristics (Vcc = A Vcc = 2.7V to 5.5V , Vss = A Vss = 0V, Ta = - 40°C to + 105°C) Parameter Symbol Pin name Conditions Value Unit Remarks Min Typ Max "H" level input voltage (hysteresis input) VIHS CMOS hysteresis input pin, MD0, MD1 - Vcc × 0.8 - Vcc + 0.3 V 5V tolerant input pin - Vcc × 0.8 - Vss + 5.5 V "L" level input voltage (hysteresis input) VILS CMOS hysteresis input pin, MD0, MD1 - Vss - 0.3 - Vcc × 0.2 V 5V tolerant input pin - Vss - 0.3 - Vcc × 0.2 V "H" level output voltage VOH 4mA type Vcc ≥ 4.5 V IOH = - 4 mA Vcc - 0.5 - Vcc V Vcc < 4.5 V IOH = - 2 mA 12mA type Vcc ≥ 4.5 V IOH = - 12 mA Vcc - 0.5 - Vcc V Vcc < 4.5 V IOH = - 8 mA P80/P81 Vcc ≥ 4.5 V IOH = - 20.5 mA Vcc - 0.4 - Vcc V Vcc < 4.5 V IOH = - 13.0 mA

50 MB9A110K-DS706-00030-2v0-E, February 20, 2015

"L" level output voltage VOL 4mA type Vcc ≥ 4.5 V IOL = 4 mA Vss - 0.4 V Vcc < 4.5 V IOL = 2 mA 12mA type Vcc ≥ 4.5 V IOL = 12 mA Vss - 0.4 V Vcc < 4.5 V IOL = 8 mA P80/P81 Vcc ≥ 4.5 V IOL = 18.5 mA Vss - 0.4 V Vcc< 4.5 V IOL = 10.5 mA Input leak current IIL - - - 5 - +5 μA Pull-up resistance value RPU Pull-up pin Vcc ≥ 4.5 V 25 50 100 kΩ Vcc < 4.5 V 30 80 200 Input capacitance CIN Other than VCC, VSS, AVCC, AVSS, A VRH - - 5 15 pF

February 20, 2015, MB9A110K-DS706-00030-2v0-E 51 CONFIDENTIAL 4. AC Characteristics (1) Main Clock Input Characteristics (Vcc = 2.7V to 5.5V , Vss = 0V, Ta = - 40°C to + 105°C) Parameter Symbol Pin name Conditions Value Unit Remarks Min Max Input frequency FCH Vcc ≥ 4.5V 4 48 MHz When crystal oscillator is connected Vcc < 4.5V 4 20 Vcc ≥ 4.5V 4 48 MHz When using external clock Vcc < 4.5V 4 20 Input clock cycle tCYLH Vcc ≥ 4.5V 20.83 250 ns When using external clock Vcc < 4.5V 50 250 Input clock pulse width - PWH/tCYLH PWL/tCYLH 45 55 % When using external clock Input clock rise time and fall time tCF, tCR - - 5 ns When using external clock Internal operating clock frequency*1 FCM - - - 42 MHz Master clock FCC - - - 42 MHz Base clock (HCLK/FCLK) FCP0 - - - 42 MHz APB0 bus clock*2 FCP1 - - - 42 MHz APB1 bus clock*2 FCP2 - - - 42 MHz APB2 bus clock*2 Internal operating clock cycle time*1 tCYCC - - 23.8 - ns Base clock (HCLK/FCLK) tCYCP0 - - 23.8 - ns APB0 bus clock*2 tCYCP1 - - 23.8 - ns APB1 bus clock*2 tCYCP2 - - 23.8 - ns APB2 bus clock*2 *1: For more information about each internal operating clock, see "CHAPTER 2-1: Clock" in "FM3 Family PERIPHERAL MANUAL". *2: For about each APB bus which each peripheral is connected to, see " Block Diagram" in this data sheet.

52 MB9A110K-DS706-00030-2v0-E, February 20, 2015

(2) Sub Clock Input Characteristics (Vcc = 2.7V to 5.5V , Vss = 0V, Ta = - 40°C to + 105°C) Parameter Symbol Pin name Conditions Value Unit Remarks Min Typ Max Input frequency 1/ tCYLL X0A X1A - - 32.768 - kHz When crystal oscillator is connected - 32 - 100 kHz When using external clock Input clock cycle tCYLL - 10 - 31.25 μs When using external clock Input clock pulse width - PWH/tCYLL PWL/tCYLL 45 - 55 % When using external clock (3) Internal CR Oscillation Characteristics  High-speed Internal CR (Vcc = 2.7V to 5.5V , Vss = 0V, Ta = - 40°C to + 105°C) Parameter Symbol Conditions Value Unit Remarks Min Typ Max Clock frequency FCRH Ta = + 25°C 3.96 4 4.04 MHz When trimming*1 Ta = 0°C to + 70°C 3.84 4 4.16 Ta = - 40°C to + 85°C 3.8 4 4.2 Ta = - 40°C to + 85°C 3 4 5 When not trimming Frequency stability time tCRWT - - - 90 μs *2 *1 : In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming. *2 : Frequency stable time is time to stable of the frequency of the High-speed CR. clock after the trim value is set. After setting the trim value, the period when the frequency stability time passes can use the High-speed CR clock as a source clock.  Low-speed Internal CR (Vcc = 2.7V to 5.5V , Vss = 0V, Ta = - 40°C to + 105°C) Parameter Symbol Conditions Value Unit Remarks Min Typ Max Clock frequency FCRL - 50 100 150 kHz X0A

February 20, 2015, MB9A110K-DS706-00030-2v0-E 53 CONFIDENTIAL (4-1) Operating Conditions of Main PLL (In the case of using main clock for input of PLL) (Vcc = 2.7V to 5.5V , Vss = 0V, Ta = - 40°C to + 105°C) Parameter Symbol Value Unit Remarks Min Typ Max PLL oscillation stabilization wait time* (LOCK UP time) tLOCK 100 - - μs PLL input clock frequency FPLLI 4 - 16 MHz PLL multiple rate - 13 - 75 multiple PLL macro oscillation clock frequency FPLLO 200 - 300 MHz Main PLL clock frequency*2 FCLKPLL - - 40 MHz *1 : Time from when the PLL starts operating until the oscillation stabilizes. *2 : For more information about Main PLL clock (CLKPLL), see "CHAPTER 2-1: Clock" in "FM3 Family PERIPHERAL MANUAL". *3 : For more information about USB clock, see "CHAPTER 2-2: USB Clock Generation" in "FM3 Family PERIPHERAL MANUAL Communication Macro Part". (4-2) Operating Conditions of Main PLL (In the case of using high-speed internal CR) (Vcc = 2.7V to 5.5V , Vss = 0V , Ta = - 40°C to + 105°C) Parameter Symbol Value Unit Remarks Min Typ Max PLL oscillation stabilization wait time* (LOCK UP time) tLOCK 100 - - μs PLL input clock frequency FPLLI 3.8 4 4.2 MHz PLL multiple rate - 50 - 71 multiple PLL macro oscillation clock frequency FPLLO 190 - 300 MHz Main PLL clock frequency*2 FCLKPLL - - 42 MHz *1 : Time from when the PLL starts operating until the oscillation stabilizes. *2 : For more information about Main PLL clock (CLKPLL), see "CHAPTER 2-1: Clock" in "FM3 Family PERIPHERAL MANUAL". When setting PLL multiple rate, please take the accuracy of the built-in high-speed CR clock into account and prevent the master clock from exceeding the maximum frequency. K divider PLL input clock Main PLL PLL macro oscillation clock M divider Main PLL clock (CLKPLL) N divider Main PLL connection High-speed CR clock (CLKHC) Main clock (CLKMO)

54 MB9A110K-DS706-00030-2v0-E, February 20, 2015

(5) Reset Input Characteristics (Vcc = 2.7V to 5.5V , Vss = 0V, Ta = - 40°C to + 105°C) Parameter Symbol Pin name Conditions Value Unit Remarks Min Max Reset input time tINITX INITX - 500 - ns (6) Power-on Reset Timing (Vcc = 2.7V to 5.5V , Vss = 0V, Ta = - 40°C to + 105°C) Parameter Symbol Pin name Value Unit Remarks Min Max Power supply rising time Tr VCC 0 - ms Power supply shut down time Toff 1 - ms Time until releasing Power-on reset Tprt 0.66 0.89 ms 0.2V VDH_minimum VCC_minimum Tprt Internal RST VCC CPU Operation start RST Active Release Tr 0.2V 0.2V Toff Glossary  VCC_minimum : Minimum VCC of recommended operating conditions  VDH_minimum : Minimum release voltage of Low-Voltage detection reset. See "9. Low-Voltage Detection Characteristics"

February 20, 2015, MB9A110K-DS706-00030-2v0-E 55 CONFIDENTIAL (7) Base Timer Input Timing  Timer input timing (Vcc = 2.7V to 5.5V , Vss = 0V , Ta = - 40°C to + 105°C) Parameter Symbol Pin name Conditions Value Unit Remarks Min Max Input pulse width tTIWH tTIWL TIOAn/TIOBn (when using as ECK, TIN) - 2tCYCP - ns tTIWH VIHS VIHS VILS VILS tTIWL  Trigger input timing (Vcc = 2.7V to 5.5V , Vss = 0V , Ta = - 40°C to + 105°C) Parameter Symbol Pin name Conditions Value Unit Remarks Min Max Input pulse width tTRGH tTRGL TIOAn/TIOBn (when using as TGIN) - 2tCYCP - ns tTRGH VIHS VIHS VILS VILS tTRGL Note: tCYCP indicates the APB bus clock cycle time. About the APB bus number which Base Timer is connected to, see "Block Diagram" in this data sheet. ECK TIN TGIN

56 MB9A110K-DS706-00030-2v0-E, February 20, 2015

(8) CSIO/UART Timing  CSIO (SPI = 0, SCINV = 0) (Vcc = 2.7V to 5.5V , Vss = 0V , Ta = - 40°C to + 105°C) Parameter Symbol Pin name Conditions Vcc < 4.5V Vcc ≥ 4.5V Unit Min Max Min Max Serial clock cycle time tSCYC SCKx Master mode 4tcycp - 4tcycp - ns SCK ↓ → SOT delay time tSLOVI SCKx SOTx -30 +30 - 20 + 20 ns SIN → SCK ↑ setup time tIVSHI SCKx SINx 50 - 30 - ns SCK ↑ → SIN hold time tSHIXI SCKx SINx 0 - 0 - ns Serial clock "L" pulse width tSLSH SCKx Slave mode 2tcycp - 10 - 2tcycp - 10 - ns Serial clock "H" pulse width tSHSL SCKx tcycp + 10 - tcycp + 10 - ns SCK ↓ → SOT delay time tSLOVE SCKx SOTx - 50 - 30 ns SIN → SCK ↑ setup time tIVSHE SCKx SINx 10 - 10 - ns SCK ↑ → SIN hold time tSHIXE SCKx SINx 20 - 20 - ns SCK fall time tF SCKx - 5 - 5 ns SCK rise time tR SCKx - 5 - 5 ns Notes:  The above characteristics apply to CLK synchronous mode.  tCYCP indicates the APB bus clock cycle time. About the APB bus number which Multi-function Serial is connected to, see "Block Diagram" in this data sheet.  These characteristics only guarantee the same relocate port number. For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.  When the external load capacitance = 30 pF.

February 20, 2015, MB9A110K-DS706-00030-2v0-E 57 CONFIDENTIAL tSCYC VOH VOH VOL VOL VOL VIH VIL VIH VIL tSLOVI tIVSHI tSHIXI Master mode tSLSH tSHSL VIH tF tR VIH VOH VIH VIL VIL VOL VIH VIL VIH VIL tSLOVE tIVSHE tSHIXE Slave mode SCK SOT SIN SCK SOT SIN

58 MB9A110K-DS706-00030-2v0-E, February 20, 2015

 CSIO (SPI = 0, SCINV = 1) (Vcc = 2.7V to 5.5V , Vss = 0V , Ta = - 40°C to + 105°C) Parameter Symbol Pin name Conditions Vcc < 4.5V Vcc ≥ 4.5V Unit Min Max Min Max Serial clock cycle time tSCYC SCKx Master mode 4tcycp - 4tcycp - ns SCK ↑ → SOT delay time tSHOVI SCKx SOTx -30 +30 - 20 + 20 ns SIN → SCK ↓ setup time tIVSLI SCKx SINx 50 - 30 - ns SCK ↓ → SIN hold time tSLIXI SCKx SINx 0 - 0 - ns Serial clock "L" pulse width tSLSH SCKx Slave mode 2tcycp - 10 - 2tcycp - 10 - ns Serial clock "H" pulse width tSHSL SCKx tcycp + 10 - tcycp + 10 - ns SCK ↑ → SOT delay time tSHOVE SCKx SOTx - 50 - 30 ns SIN → SCK ↓ setup time tIVSLE SCKx SINx 10 - 10 - ns SCK ↓ → SIN hold time tSLIXE SCKx SINx 20 - 20 - ns SCK fall time tF SCKx - 5 - 5 ns SCK rise time tR SCKx - 5 - 5 ns Notes:  The above characteristics apply to CLK synchronous mode.  tCYCP indicates the APB bus clock cycle time. About the APB bus number which Multi-function Serial is connected to, see "Block Diagram" in this data sheet.  These characteristics only guarantee the same relocate port number. For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.  When the external load capacitance = 30 pF.

February 20, 2015, MB9A110K-DS706-00030-2v0-E 59 CONFIDENTIAL tSCYC VOH VOH VOH VOL VOL VIH VIL VIH VIL tSHOVI tIVSLI tSLIXI Master mode tSHSL tSLSH VIH tFtR VIH VOH VILVIL VIL VOL VIH VIL VIH VIL tSHOVE tIVSLE tSLIXE Slave mode SCK SOT SIN SCK SOT SIN

60 MB9A110K-DS706-00030-2v0-E, February 20, 2015

 CSIO (SPI = 1, SCINV = 0) (Vcc = 2.7V to 5.5V , Vss = 0V , Ta = - 40°C to + 105°C) Parameter Symbol Pin name Conditions Vcc < 4.5V Vcc ≥ 4.5V Unit Min Max Min Max Serial clock cycle time tSCYC SCKx Master mode 4tcycp - 4tcycp - ns SCK ↑ → SOT delay time tSHOVI SCKx SOTx -30 +30 - 20 + 20 ns SIN → SCK ↓ setup time tIVSLI SCKx SINx 50 - 30 - ns SCK ↓ → SIN hold time tSLIXI SCKx SINx 0 - 0 - ns SOT → SCK ↓ delay time tSOVLI SCKx SOTx 2tcycp - 30 - 2tcycp - 30 - ns Serial clock "L" pulse width tSLSH SCKx Slave mode 2tcycp - 10 - 2tcycp - 10 - ns Serial clock "H" pulse width tSHSL SCKx tcycp + 10 - tcycp + 10 - ns SCK ↑ → SOT delay time tSHOVE SCKx SOTx - 50 - 30 ns SIN → SCK ↓ setup time tIVSLE SCKx SINx 10 - 10 - ns SCK ↓ → SIN hold time tSLIXE SCKx SINx 20 - 20 - ns SCK fall time tF SCKx - 5 - 5 ns SCK rise time tR SCKx - 5 - 5 ns Notes:  The above characteristics apply to CLK synchronous mode.  tCYCP indicates the APB bus clock cycle time. About the APB bus number which Multi-function Serial is connected to, see "Block Diagram" in this data sheet.  These characteristics only guarantee the same relocate port number. For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.  When the external load capacitance = 30 pF.

February 20, 2015, MB9A110K-DS706-00030-2v0-E 61 CONFIDENTIAL tSOVLI tSCYC tSHOVI VOL VOL VOH VOH VOL VOH VOL VIH VIL VIH VIL tIVSLI tSLIXI Master mode tF tR tSLSH tSHSL tSHOVE VIL VIL VIH VIH VIH VOH VOL VOH VOL VIH VIL VIH VIL tIVSLE tSLIXE Slave mode * : Changes when writing to TDR register SCK SOT SIN SCK SOT SIN

62 MB9A110K-DS706-00030-2v0-E, February 20, 2015

 CSIO (SPI = 1, SCINV = 1) (Vcc = 2.7V to 5.5V , Vss = 0V , Ta = - 40°C to + 105°C) Parameter Symbol Pin name Conditions Vcc < 4.5V Vcc ≥ 4.5V Unit Min Max Min Max Serial clock cycle time tSCYC SCKx Master mode 4tcycp - 4tcycp - ns SCK ↓ → SOT delay time tSLOVI SCKx SOTx -30 +30 - 20 + 20 ns SIN → SCK ↑ setup time tIVSHI SCKx SINx 50 - 30 - ns SCK ↑ → SIN hold time tSHIXI SCKx SINx 0 - 0 - ns SOT → SCK ↑ delay time tSOVHI SCKx SOTx 2tcycp - 30 - 2tcycp - 30 - ns Serial clock "L" pulse width tSLSH SCKx Slave mode 2tcycp - 10 - 2tcycp - 10 - ns Serial clock "H" pulse width tSHSL SCKx tcycp + 10 - tcycp + 10 - ns SCK ↓→ SOT delay time tSLOVE SCKx SOTx - 50 - 30 ns SIN → SCK ↑ setup time tIVSHE SCKx SINx 10 - 10 - ns SCK ↑ → SIN hold time tSHIXE SCKx SINx 20 - 20 - ns SCK fall time tF SCKx - 5 - 5 ns SCK rise time tR SCKx - 5 - 5 ns Notes:  The above characteristics apply to CLK synchronous mode.  tCYCP indicates the APB bus clock cycle time. About the APB bus number which Multi-function Serial is connected to, see "Block Diagram" in this data sheet.  These characteristics only guarantee the same relocate port number. For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.  When the external load capacitance = 30 pF.

February 20, 2015, MB9A110K-DS706-00030-2v0-E 63 CONFIDENTIAL tSCYC tSLOVI VOL VOH VOH VOH VOL VOH VOL VIH VIL VIH VIL tIVSHI tSHIXI tSOVHI Master mode tSHSLtR tSLSH tF tSLOVE VIL VILVIL VIH VIHVIH VOH VOL VOH VOL VIH VIL VIH VIL tIVSHE tSHIXE Slave mode  UART external clock (EXT = 1) (Vcc = 2.7V to 5.5V , Vss = 0V , Ta = - 40°C to + 105°C) Parameter Symbol Conditions Min Max Unit Remarks Serial clock "L" pulse width tSLSH CL = 30 pF tcycp + 10 - ns Serial clock "H" pulse width tSHSL tcycp + 10 - ns SCK fall time tF - 5 ns SCK rise time tR - 5 ns tSHSL VIL VIL VIL VIH VIH VIH tR tFtSLSH SCK SOT SIN SCK SOT SIN SCK

64 MB9A110K-DS706-00030-2v0-E, February 20, 2015

(9) External Input Timing (Vcc = 2.7V to 5.5V , Vss = 0V , Ta = - 40°C to + 105°C) Parameter Symbol Pin name Conditions Value Unit Remarks Min Max Input pulse width tINH, tINL ADTG - 2tCYCP*1 - ns A/D converter trigger input FRCKx Free-run timer input clock ICxx Input capture DTTIxX - 2tCYCP*1 - ns Wave form generator INTxx NMIX - 2tCYCP + 100*1 - ns External interrupt NMI *2 500 - ns *3 WKUPx *4 820 - ns Deep stand-by wake up *1 : tCYCP indicates the APB bus clock cycle time. About the APB bus number which A/D converter, Multi-function Timer, External interrupt are connected to, see "Block Diagram" in this data sheet. *2 : When in run mode, in sleep mode. *3 : When in stop mode, in rtc mode, in timer mode. *4 : When in deep stand-by stop mode, in deep stand-by rtc mode.

February 20, 2015, MB9A110K-DS706-00030-2v0-E 65 CONFIDENTIAL (10) Quadrature Position/Revolution Counter timing (Vcc = 2.7V to 5.5V , Vss = 0V , Ta = - 40°C to + 105°C) Parameter Symbol Conditions Value Unit Min Max AIN pin "H" width tAHL - 2tCYCP* - ns AIN pin "L" width tALL - BIN pin "H" width tBHL - BIN pin "L" width tBLL - BIN rise time from AIN pin "H" level tAUBU PC_Mode2 or PC_Mode3 AIN fall time from BIN pin "H" level tBUAD PC_Mode2 or PC_Mode3 BIN fall time from AIN pin "L" level tADBD PC_Mode2 or PC_Mode3 AIN rise time from BIN pin "L" level tBDAU PC_Mode2 or PC_Mode3 AIN rise time from BIN pin "H" level tBUAU PC_Mode2 or PC_Mode3 BIN fall time from AIN pin "H" level tAUBD PC_Mode2 or PC_Mode3 AIN fall time from BIN pin "L" level tBDAD PC_Mode2 or PC_Mode3 BIN rise time from AIN pin "L" level tADBU PC_Mode2 or PC_Mode3 ZIN pin "H" width tZHL QCR:CGSC="0" ZIN pin "L" width tZLL QCR:CGSC="0" AIN/BIN rise and fall time from determined ZIN level tZABE QCR:CGSC="1" Determined ZIN level from AIN/BIN rise and fall time tABEZ QCR:CGSC="1" *: tCYCP indicates the APB bus clock cycle time. About the APB bus number which Quadrature Position/Revolution Counter is connected to, see "Block Diagram" in this data sheet. AIN BIN tAUBU tBUAD tADBD tBDAU tAHL tALL tBHL tBLL

66 MB9A110K-DS706-00030-2v0-E, February 20, 2015

February 20, 2015, MB9A110K-DS706-00030-2v0-E 67 CONFIDENTIAL (11) I2C Timing (Vcc = 2.7V to 5.5V , Vss = 0V , Ta = - 40°C to + 105°C) Parameter Symbol Conditions Standard-mode Fast-mode Unit Remarks Min Max Min Max SCL clock frequency FSCL CL = 30pF, R = (Vp/IOL)*1 0 100 0 400 kHz (Repeated) START condition hold time SDA ↓→ SCL ↓ tHDSTA 4.0 - 0.6 - μs SCLclock "L" width tLOW 4.7 - 1.3 - μs SCLclock "H" width tHIGH 4.0 - 0.6 - μs (Repeated) START setup time SCL ↑→ SDA ↓ tSUSTA 4.7 - 0.6 - μs Data hold time SCL ↓→ SDA ↓ ↑ tHDDA T 0 3.45*2 0 0.9*3 μs Data setup time SDA ↓ ↑ → SCL ↑ tSUDA T 250 - 100 - ns STOP condition setup time SCL ↑→ SDA ↑ tSUSTO 4.0 - 0.6 - μs Bus free time between "STOP condition" and "START condition" tBUF 4.7 - 1.3 - μs Noise filter tSP - 2 tCYCP*4 - 2 tCYCP*4 - ns *1 : R and C represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and IOL indicates VOL guaranteed current. *2 : The maximum tHDDA T must satisfy that it doesn't extend at least "L" period (tLOW) of device's SCL signal. *3 : Fast-mode I2C bus device can be used on Standard-mode I2C bus system as long as the device satisfies the requirement of "tSUDA T ≥ 250 ns". *4 : tCYCP is the APB bus clock cycle time. About the APB bus number that I2C is connected to, see "Block Diagram" in this data sheet. To use Standard-mode, set the APB bus clock at 2 MHz or more. To use Fast-mode, set the APB bus clock at 8 MHz or more. SDA SCL

68 MB9A110K-DS706-00030-2v0-E, February 20, 2015

(12) JTAG Timing (Vcc = 2.7V to 5.5V , Vss = 0V , Ta = - 40°C to + 105°C) Parameter Symbol Pin name Conditions Value Unit Remarks Min Max TMS, TDI setup time tJTAGS TCK, TMS, TDI Vcc ≥ 4.5V 15 - ns Vcc < 4.5V TMS, TDI hold time tJTAGH TCK, TMS, TDI Vcc ≥ 4.5V 15 - ns Vcc < 4.5V TDO delay time tJTAGD TCK, TDO Vcc ≥ 4.5V - 25 ns Vcc < 4.5V - 45 Note: When the external load capacitance = 30pF. TCK TMS/TDI TDO

February 20, 2015, MB9A110K-DS706-00030-2v0-E 69 CONFIDENTIAL 5. 12-bit A/D Converter  Electrical characteristics for the A/D converter (Vcc = A Vcc = 2.7V to 5.5V , Vss = A Vss = 0V , Ta = - 40°C to + 105°C) Parameter Symbol Pin name Value Unit Remarks Min Typ Max Resolution - - - - 12 bit Integral nonlinearity - - - 4.5 - + 4.5 LSB A VRH = 2.7V to 5.5V Differential nonlinearity - - -2.5 - + 2.5 LSB Zero transition voltage VZT ANxx - 20 - + 20 mV Full-scale transition voltage VFST ANxx A VRH - 20 - A VRH + 20 mV Conversion time - - 1.0*1 - - μs A Vcc ≥ 4.5V Sampling time Ts - *2 - - ns A Vcc ≥ 4.5V *2 - - A Vcc < 4.5V Compare clock cycle*3 Tcck - 50 - 2000 ns State transition time to operation permission Tstt - - - 1.0 μs Analog input capacity CAIN - - - 12.9 pF Analog input resistance RAIN - - - 2 kΩ A Vcc ≥ 4.5V 3.8 A Vcc < 4.5V Interchannel disparity - - - - 4 LSB Analog port input current - ANxx - - 5 μA Analog input voltage - ANxx A VSS - A VRH V Reference voltage - A VRH 2.7 - A VCC V *1 : Conversion time is the value of sampling time (Ts) + compare time (Tc). The condition of the minimum conversion time is the following. A Vcc ≥ 4.5V , HCLK=40 MHz sampling time: 300ns, compare time: 700 ns A Vcc < 4.5V , HCLK=40 MHz sampling time: 500ns, compare time: 700 ns Ensure that it satisfies the value of sampling time (Ts) and compare clock cycle (Tcck). For setting*4 of sampling time and compare clock cycle, see "CHAPTER 1-1:A/D Converter" in "FM3 Family PERIPHERAL MANUAL Analog Macro Part". The A/D Converter register is set at APB bus clock timing. The sampling clock and compare clock are set at Base clock (HCLK). About the APB bus number which the A/D Converter is connected to, see "Block Diagram" in this data sheet. *2 : A necessary sampling time changes by external impedance. Ensure that it set the sampling time to satisfy (Equation 1). *3 : Compare time (Tc) is the value of (Equation 2).

70 MB9A110K-DS706-00030-2v0-E, February 20, 2015

(Equation 1) Ts ≥ ( RAIN + Rext ) × CAIN × 9 Ts : Sampling time RAIN : input resistance of A/D = 2kΩ at 4.5 < AVCC < 5.5 input resistance of A/D = 3.8kΩ at 2.7 < AVCC < 4.5 CAIN : input capacity of A/D = 12.9pF at 2.7 < AVCC < 5.5 Rext : Output impedance of external circuit (Equation 2) Tc = Tcck × 14 Tc : Compare time Tcck : Compare clock cycle Rext RAIN CAIN Analog signal source ANxx Analog input pin Comparator

February 20, 2015, MB9A110K-DS706-00030-2v0-E 71 CONFIDENTIAL  Definition of 12-bit A/D Converter Terms  Resolution : Analog variation that is recognized by an A/D converter.  Integral nonlinearity : Deviation of the line between the zero-transition point (0b000000000000←→0b000000000001) and the full-scale transition point (0b111111111110←→0b111111111111) from the actual conversion characteristics.  Differential nonlinearity : Deviation from the ideal value of the input voltage that is required to change the output code by 1 LSB. Integral nonlinearity of digital output N = VNT - {1LSB × (N - 1) + VZT} [LSB] 1LSB Differential nonlinearity of digital output N = V(N + 1) T - VNT - 1 [LSB] 1LSB 1LSB = VFST - VZT 4094 N : A/D converter digital output value. VZT : Voltage at which the digital output changes from 0x000 to 0x001. VFST : Voltage at which the digital output changes from 0xFFE to 0xFFF. VNT : Voltage at which the digital output changes from 0x(N − 1) to 0xN. Integral nonlinearity Differential nonlinearity Digital output Digital output Actual conversion characteristics Actual conversion characteristics Ideal characteristics (Actually- measured value) Actual conversion characteristics Actual conversion characteristics (Actually-measured value) (Actually-measured value) Ideal characteristics (Actually-measured value) Analog input Analog input (Actually-measured value) 0x001 0x002 0x003 0x004 0xFFD 0xFFE 0xFFF AVss AVRH AVss AVRH 0x(N-2) 0x(N-1) 0x(N+1) 0xN {1 LSB(N-1) + VZT} VNT VFST VZT VNT V(N+1)T

72 MB9A110K-DS706-00030-2v0-E, February 20, 2015

1. Low-voltage Detection Characteristics (1) Low-voltage Detection Reset (Ta = - 40°C to + 105°C) Parameter Symbol Conditions Value Unit Remarks Min Typ Max Detected voltage VDL - 2.25 2.45 2.65 V When voltage drops Released voltage VDH - 2.30 2.50 2.70 V When voltage rises (2) Interrupt of Low-voltage Detection (Ta = - 40°C to + 105°C) Parameter Symbol Conditions Value Unit Remarks Min Typ Max Detected voltage VDL SVHI = 0000 2.58 2.8 3.02 V When voltage drops Released voltage VDH 2.67 2.9 3.13 V When voltage rises Detected voltage VDL SVHI = 0001 2.76 3.0 3.24 V When voltage drops Released voltage VDH 2.85 3.1 3.34 V When voltage rises Detected voltage VDL SVHI = 0010 2.94 3.2 3.45 V When voltage drops Released voltage VDH 3.04 3.3 3.56 V When voltage rises Detected voltage VDL SVHI = 0011 3.31 3.6 3.88 V When voltage drops Released voltage VDH 3.40 3.7 3.99 V When voltage rises Detected voltage VDL SVHI = 0100 3.40 3.7 3.99 V When voltage drops Released voltage VDH 3.50 3.8 4.10 V When voltage rises Detected voltage VDL SVHI = 0111 3.68 4.0 4.32 V When voltage drops Released voltage VDH 3.77 4.1 4.42 V When voltage rises Detected voltage VDL SVHI = 1000 3.77 4.1 4.42 V When voltage drops Released voltage VDH 3.86 4.2 4.53 V When voltage rises Detected voltage VDL SVHI = 1001 3.86 4.2 4.53 V When voltage drops Released voltage VDH 3.96 4.3 4.64 V When voltage rises LVD stabilization wait time TLVDW - - - 2240 × tcycp* μs *: tCYCP indicates the APB2 bus clock cycle time.

February 20, 2015, MB9A110K-DS706-00030-2v0-E 73 CONFIDENTIAL 7. MainFlash Memory Write/Erase Characteristics (1) Write / Erase time (Vcc = 2.7V to 5.5V, Ta = - 40°C to + 105°C) Parameter Value Unit Remarks Typ* Max* Sector erase time Large Sector 0.7 3.7 s Includes write time prior to internal erase Small Sector 0.3 1.1 Half word (16-bit) write time 12 384 μs Not including system-level overhead time Chip erase time 3.8 16.2 s Includes write time prior to internal erase * : The typical value is immediately after shipment, the maximam value is guarantee value under 100,000 cycle of erase/write. (2) Erase/write cycles and data hold time Erase/write cycles (cycle) Data hold time (year) 1,000 20* 10,000 10* 100,000 5* * : At average + 85C 8. WorkFlash Memory Write/Erase Characteristics (1) Write / Erase time (Vcc = 2.7V to 5.5V, Ta = - 40°C to + 105°C) Parameter Value Unit Remarks Typ* Max* Sector erase time 0.3 1.5 s Includes write time prior to internal erase Half word (16-bit) write time 20 384 μs Not including system-level overhead time Chip erase time 1.2 6 s Includes write time prior to internal erase * : The typical value is immediately after shipment, the maximam value is guarantee value under 10,000 cycle of erase/write. (2) Erase/write cycles and data hold time Erase/write cycles (cycle) Data hold time (year) 1,000 20* 10,000 10* * : At average + 85C

74 MB9A110K-DS706-00030-2v0-E, February 20, 2015

1. Return Time from Low-Power Consumption Mode (1) Return Factor: Interrupt/WKUP The return time from Low-Power consumption mode is indicated as follows. It is from receiving the return factor to starting the program operation.  Return Count Time (VCC = 2.7V to 5.5V, Ta = - 40°C to + 105°C) Parameter Symbol Value Unit Remarks Typ Max* SLEEP mode Ticnt tCYCC ns High-speed CR TIMER mode, Main TIMER mode, PLL TIMER mode 40 80 μs Low-speed CR TIMER mode 370 740 μs Sub TIMER mode 699 929 μs STOP mode 505 834 μs * : The maximum value depends on the accuracy of built-in CR.  Operation example of return from Low-Power consumption mode (by external interrupt*) Ext.INT Ticnt Interrupt factor accept CPU Operation Start Active Interrupt factor clear by CPU * : External interrupt is set to detecting fall edge.

February 20, 2015, MB9A110K-DS706-00030-2v0-E 75 CONFIDENTIAL  Operation example of return from Low-Power consumption mode (by internal resource interrupt*) Internal Resource INT Ticnt Interrupt factor accept CPU Operation Start Active Interrupt factor clear by CPU * : Internal resource interrupt is not included in return factor by the kind of Low-Power consumption mode. Notes:  The return factor is different in each Low-Power consumption modes. See "CHAPTER 6: Low Power Consumption Mode" and "Operations of Standby Modes" in FM3 Family PERIPHERAL MANUAL about the return factor from Low-Power consumption mode.  When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "CHAPTER 6: Low Power Consumption Mode" in "FM3 Family PERIPHERAL MANUAL".

76 MB9A110K-DS706-00030-2v0-E, February 20, 2015

(2) Return Factor: Reset The return time from Low-Power consumption mode is indicated as follows. It is from releasing reset to starting the program operation.  Return Count Time (VCC = 2.7V to 5.5V, Ta = - 40°C to + 105°C) Parameter Symbol Value Unit Remarks Typ Max* SLEEP mode Trcnt 365 554 μs High-speed CR TIMER mode, Main TIMER mode, PLL TIMER mode 365 554 μs Low-speed CR TIMER mode 555 934 μs Sub TIMER mode 608 976 μs STOP mode 475 774 μs * : The maximum value depends on the accuracy of built-in CR.  Operation example of return from Low-Power consumption mode (by INITX) INITX Trcnt Internal RST CPU Operation Start RST Active Release

February 20, 2015, MB9A110K-DS706-00030-2v0-E 77 CONFIDENTIAL  Operation example of return from low power consumption mode (by internal resource reset*) Internal Resource RST Trcnt Internal RST CPU Operation Start RST Active Release * : Internal resource reset is not included in return factor by the kind of Low -Power consumption mode. Notes:  The return factor is different in each Low-Power consumption modes. See "CHAPTER 6: Low Power Consumption Mode" and "Operations of Standby Modes" in FM3 Family PERIPHERAL MANUAL.  When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "CHAPTER 6: Low Power Consumption Mode" in "FM3 Family PERIPHERAL MANUAL". ・ The time during the power-on reset/low-voltage detection reset is excluded. See "(6) Power-on Reset Timing in 4. AC Characteristics in ■Electrical Characteristics" for the detail on the time during the power-on reset/low -voltage detection reset. ・ When in recovery from reset, CPU changes to the high-speed CR run mode. When using the main clock or the PLL clock, it is necessary to add the main clock oscillation stabilization wait time or the main PLL clock stabilization wait time.  The internal resource reset means the watchdog reset and the CSV reset.

78 MB9A110K-DS706-00030-2v0-E, February 20, 2015

 Ordering Information Part number On-chip Flash memory On-chip MB9AF111KPMC-G-JNE2 Main: 64 Kbyte Work: 32 Kbyte 16 Kbyte Plastic  LQFP 48-pin (0.5mm pitch), (FPT-48P-M49) Tray MB9AF112KPMC-G-JNE2 Main: 128 Kbyte Work: 32 Kbyte 16 Kbyte MB9AF111KPMC1-G-JNE2 Main: 64 Kbyte Work: 32 Kbyte 16 Kbyte Plastic  LQFP 52-pin (0.65mm pitch), (FPT-52P-M02) MB9AF112KPMC1-G-JNE2 Main: 128 Kbyte Work: 32 Kbyte 16 Kbyte MB9AF111KQN-G-A VE2 Main: 64 Kbyte Work: 32 Kbyte 16 Kbyte Plastic  QFN 48-pin (0.5mm pitch), (LCC-48P-M73) MB9AF112KQN-G-A VE2 Main: 128 Kbyte Work: 32 Kbyte 16 Kbyte

February 20, 2015, MB9A110K-DS706-00030-2v0-E 79 CONFIDENTIAL  Package Dimensions 48-pin plastic LQFP Lead pitch 0.50 mm Package width × package length 7.00 mm × 7.00 mm Lead shape Gullwing Lead bend direction Normal bend Sealing method Plastic mold Mounting height 1.70 mm MAX Weight 0.17 g 48-pin plastic LQFP (FPT-48P-M49) (FPT-48P-M49) C 2010 FUJITSU SEMICONDUCTOR LIMITED HMbF48-49Sc-1-2 36 25 INDEX 0.145± 0.055 (.006± .002) 0.08(.003) "A" 0°~8° .059–.004 +.008 –0.10 +0.20 1.50 0.60± 0.15 (.024± .006) 0.10± 0.10 (.004± .004) (Stand off) 0.25(.010) Details of "A" part 1 12 0.08(.003) M (.008± .002) (Mounting height) Dimensions in mm (inches). Note: The values in parentheses are reference values. Note 1) * : These dimensions do not include resin protrusion. Note 2) Pins width and pins thickness include plating thickness. Note 3) Pins width do not include tie bar cutting remainder.

80 MB9A110K-DS706-00030-2v0-E, February 20, 2015

48-pin plastic QFN Lead pitch 0.5 mm Package width× package length 7.00 mm × 7.00 mm Sealing method Plastic mold Mounting height 0.90 mm MAX Weight – 48-pin plastic QFN (LCC-48P-M73) (LCC-48P-M73) C 2011 FUJITSU SEMICONDUCTOR LIMITED HMbC48-73Sc-2-1 (.276±.004) 7.00±0.10 (.217±.004) 5.50±0.10 (.217±.004) 5.50±0.10 (.276±.004) 0.25±0.05 0.45 (.018) 1PIN ID (0.20R (.008R)) (.016±.002) 0.40±0.05 (TYP) 0.50 (.020) (.033±.002) 0.85±0.05 INDEX AREA Dimensions in mm (inches). Note: The values in parentheses are reference values.

February 20, 2015, MB9A110K-DS706-00030-2v0-E 81 CONFIDENTIAL 52-pin plastic LQFP Lead pitch 0.65 mm Package width × package length 10.00 × 10.00 mm Lead shape Gullwing Sealing method Plastic mold Mounting height 1.70 mm MAX Weight 0.32 g Code (Reference) P-LFQFP52-10×10-0.65 52-pin plastic LQFP (FPT-52P-M02) (FPT-52P-M02) C 2010 FUJITSU SEMICONDUCTOR LIMITED F52002Sc-2-1 0.65(.026) 0.10(.004) 11 3 2640 2739 INDEX M0.13(.005) 0.145± 0.055 (.006±. 002) "A" .059–.004 +.008 –0.10 +0.20 1.50 0~8˚ 0.25(.010) (Mounting height) 0.50± 0.20 (.020±. 008) 0.60± 0.15 (.024±. 006) 0.10± 0.10 (.004±. 004) Details of "A" part (Stand off) .012–.0014 +.0026 –0.035 +0.065 0.30 Dimensions in mm (inches). Note: The values in parentheses are reference values Note 1) * : These dimensions do not include resin protrusion. Note 2) Pins width and pins thickness include plating thickness. Note 3) Pins width do not include tie bar cutting remainder.

82 MB9A110K-DS706-00030-2v0-E, February 20, 2015

 Major Changes Page Section Change Results Revision 1.0 - - PRELIMINARY → Data sheet PRODUCT LINEUP Function Added the pin count. 8 PACKAGES Revised from "Planning". 23 I/O CIRCUIT TYPE Corrected the following description to "TypeB". Digital output → Digital input BLOCK DIAGRAM Corrected the following description.  AHB (Max 40MHz) → AHB (Max 42MHz)  APB0 (Max 40MHz) → APB0 (Max 42MHz)  APB1 (Max 40MHz) → APB1 (Max 42MHz)  APB2 (Max 40MHz) → APB2 (Max 42MHz) Deleted the description for "USB Clock Ctrl / PLL". 45, 46 ELECTRICAL CHARACTERISTICS 3. DC Characteristics (1) Current Rating  Revised the value of "TBD".  Corrected the value. - Power supply current (ICCR) Typ: 60 → 50 - Power supply current (ICCRD) (RAM hold off) Typ: 45 → 30 - Power supply current (ICCRD) (RAM hold on) Typ: 48 → 33 61 (9) External Input Timing Revised the value of "TBD". 5. 12-bit A/D Converter  Electrical characteristics for the A/D converter  Deleted "(Preliminary value)".  Corrected the value of "Compare clock cycle". Max: 10000 → 2000 7. MainFlash Memory Write/Erase Characteristics Erase/write cycles and data hold time Deleted"(targeted value)". 8. WorkFlash Memory Write/Erase Characteristics Erase/write cycles and data hold time Revision 1.1 - - Company name and layout design change Revision 2.0 25 I/O Circuit Type Added the description of I2C to the type of E and F 25, 26 I/O Circuit Type Added about +B input 32 Handling Devices Added "Stabilizing power supply voltage" 32 Handling Devices Crystal oscillator circuit Added the following description "Evaluate oscillation of your using crystal oscillator by your mount board." 33 Handling Devices C Pin Changed the description 34 Block Diagram Modified the block diagram 35 Memory Map

• Memory map(1) Modified the area of "Extarnal Device Area" 36 Memory Map
• Memory map(2) Added the summary of Flash memory sector and the note 43, 44 Electrical Characteristics 1. Absolute Maximum Ratings
• Added the Clamp maximum current
• Added the output current of P80 and P81
• Added about +B input 45 Electrical Characteristics 2. Recommended Operation Conditions
• Modified the minimum value of Analog reference voltage
• Added Smoothing capacitor
• Added the note about less than the minimum power supply voltage 46-48 Electrical Characteristics 3. DC Characteristics (1) Current rating
• Changed the table format
• Added Main TIMER mode current
• Added Flash Memory Current
• Moved A/D Converter Current Electrical Characteristics 4. AC Characteristics (1) Main Clock Input Characteristics Added Master clock at Ingernal operating clock frequency Electrical Characteristics 4. AC Characteristics (3) Built-in CR Oscillation Characteristics Added Frequency stability time at Built-in high-speed CR

February 20, 2015, MB9A110K-DS706-00030-2v0-E 83 CONFIDENTIAL Page Section Change Results Electrical Characteristics 4. AC Characteristics (4-1) Operating Conditions of Main PLL (4-2) Operating Conditions of Main PLL

• Added Main PLL clock frequency
• Added the figure of Main PLL connection Electrical Characteristics 4. AC Characteristics (6) Power-on Reset Timing
• Added Time until releasing Power-on reset
• Changed the figure of timing 56-63 Electrical Characteristics 4. AC Characteristics (7) CSIO/UART Timing
• Modified from UART Timing to CSIO/UART Timing
• Changed from Internal shift clock operation to Master mode
• Changed from External shift clock operation to Slave mode 69 Electrical Characteristics 5. 12bit A/D Converter
• Added the typical value of Integral Nonlinearity, Differential Nonlinearity, Zero transition voltage and Full-scale transition voltage
• Added Conversion time at A Vcc < 4.5V
• Modified Stage transition time to operation permission
• Modified the minimum value of Reference voltage 74-77 Electrical Characteristics 9. Return Time from Low-Power Consumption Mode Added Return Time from Low-Power Consumption Mode 78 Ordering Information Changed the description of part number

84 MB9A110K-DS706-00030-2v0-E, February 20, 2015

February 20, 2015, MB9A110K-DS706-00030-2v0-E 85 CONFIDENTIAL

86 MB9A110K-DS706-00030-2v0-E, February 20, 2015

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products. Trademarks and Notice The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of the information in this document. Copyright © 2012-2015 Spansion All rights reserved. Spansion®, the Spansion logo, MirrorBit®, MirrorBit® EclipseTM, ORNANDTM, Easy DesignSimTM, TraveoTM and combinations thereof, are trademarks and registered trademarks of Spansion LLC in the United States and other countries. Other names used are for informational purposes only and may be trademarks of their respective owners.