MB90348CESPF

MB90F342E FUJITSU | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 85

Technical content

DS07-13747-1EFUJITSU SEMICONDUCTOR DATA SHEET Copyright©2006 FUJITSU LIMITED All rights reserved “Check Sheet” is seen at the following support page URL : http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html “Check Sheet” lists the minimal requirement items to be checked to prevent problems beforehand in system development. Be sure to refer to the “Check Sheet” for the latest cautions on development. 16-bit Proprietary Microcontroller CMOS F2MC-16LX MB90340E Series MB90F342E(S), MB90F342CE(S), MB90F343E(S), MB90F343CE(S), MB90F345E(S), MB90F345CE(S), MB90F346E(S), MB90F346CE(S), MB90F347E(S), MB90F347CE(S), MB90F349E(S), MB90F349CE(S), MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90346E(S), MB90346CE(S), MB90347E(S), MB90347CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S), MB90V340E-101/102 ■ DESCRIPTION The MB90340E-series with up to 2 FULL-CAN* interfaces and Flash ROM is especially designed for automotive and other industrial applications. Its main feature are the on-board CAN Interfaces, which conform to V2.0 Part A and Part B, while supporting a very flexible message bu ffer scheme and so offering more functions than a normal full CAN approach. With the new 0.35 µm CMOS technology, Fujitsu now offers on-chip Flash ROM program memory up to 512 Kbytes. The power to the MCU core (3V) is supplied by a built-in regulator circuit, giving these microcontrollers superior performance in terms of power consumption and tolerance to EMI. * : Controller Area Network (CAN) - License of Robert Bosch GmbH Note : F2MC is the abbreviation of FUJITSU Flexible Microcontroller.

■ FEATURES

• CPU  Instruction system best suited to controller - Wide choice of data types (bit, byte, word, and long word) - Wide choice of addressing modes (23 types) - Enhanced functionality with signed multiply and divide instructions and the RETI instruction - Enhanced high-precision computing with 32-bit accumulator  Instruction system compatible with hi gh-level language (C language) and multitask - Employing system stack pointer - Various enhanced pointer indirect instructions - Barrel shift instructions  Increased processing speed - 4-byte instruction queue
• Serial interface  UART (LIN/SCI) : up to 4 channels - Equipped with full-duplex double buffer - Clock-asynchronous or clock-synchronous serial transmission is available 2C interface*1 : up to 2 channels (only for devices with a C suffix in the part number) - Up to 400 Kbits/s transfer rate
• Interrupt controller  Powerful 8-level, 34-condition interrupt feature  Up to 16 external interrupts are supported  Automatic data transfer function independent of CPU - Expanded intelligent I/O service function (EI2OS) : up to 16 channels
• I/O ports  General-purpose input/output port (CMOS output) - 80 ports (for devices without an S suffix in the part number - i.e. devices that support the sub clock) - 82 ports (for devices with an S suffix in the part number - i.e. devices that do not support the sub clock)
• 8/10-bit A/D converter : 16 channels 24 channels (only for devices with a C suffix in the part number)  Resolution is selectable between 8-bit and 10-bit.  Activation by external trigger input is allowed.  Conversion time : 3 µs (at 24-MHz machine clock, including sampling time)
• Program patch function  Detects address matches against 6 address pointers
• Timer  Time-base timer, watch timer, watchdog timer : 1 channel  8/16-bit PPG timer : 8-bit × 16 channels, or 16-bit × 8 channels  16-bit reload timer : 4 channels  16-bit input/output timer - 16-bit free-run timer : 2 channels (FRT0 : ICU 0/1/2/3, OCU 0/1/2/3, FRT1 : ICU 4/5/6/7, OCU 4/5/6/7) - 16-bit input capture: (ICU): 8 channels - 16-bit output compare: (OCU): 8 channels

• Full-CAN controller*2  Up to 2 channels  Compliant with Ver2.0A a nd Ver2.0B CAN specifications  16 built-in message buffers  CAN wake-up function
• Low power consumption (standby) mode  Sleep mode (a mode that halts CPU operating clock)  Timebase timer mode (a mode where only the oscillati on clock, sub clock, timebase timer and watch timer operate)  Watch mode (a mode that operates sub clock and clock timer only)  Stop mode (a mode that stops oscillation clock and sub clock)  CPU intermittent operation mode
• Technology 0 . 3 5 µm CMOS technology *1 : I2C license : Purchase of Fujitsu I2C components conveys a license under the Philips I2C Patent Rights to use, these com- ponents in an I2C system provided that the system conforms to the I2C Standard Specification as defined by Philips. *2 : Controller Area Network (CAN) - License of Robert Bosch GmbH.

■ PRODUCT LINEUP (Continued) Part Number Parameter MB90V340E-101, MB90V340E-102 MB90F342E(S), MB90F342CE(S), MB90F343E(S)*1, MB90F343CE(S)*1, MB90F345E(S), MB90F345CE(S), MB90F346E(S), MB90F346CE(S), MB90F347E(S), MB90F347CE(S), MB90F349E(S), MB90F349CE(S) MB90341E(S)* 1, MB90341CE(S)*1, MB90342E(S)*1, MB90342CE(S)*1, MB90346E(S), MB90346CE(S), MB90347E(S), MB90347CE(S), MB90348E(S)* 1, MB90348CE(S)*1, MB90349E(S)*1, MB90349CE(S)*1 Type Evaluation products Flash memory products MASK ROM products CPU F 2MC-16LX CPU System clock On-chip PLL clock multiplier (×1, ×2, ×3, ×4, ×6, 1/2 when PLL stops) Minimum instruction execution time : 42 ns (4 MHz osc. PLL × 6) ROM External

512 Kbytes :

MB90F345E(S), MB90F345CE(S)

384 Kbytes :

MB90F343E(S), MB90F343CE(S)

256 Kbytes :

MB90F342E(S), MB90F342CE(S), MB90F349E(S), MB90F349CE(S)

128 Kbytes :

MB90F347E(S), MB90F347CE(S)

64 Kbytes :

MB90F346E(S), MB90F346CE(S)

256 Kbytes

MB90342E(S), MB90342CE(S), MB90349E(S), MB90349CE(S) MB90341E(S), MB90341CE(S), MB90348E(S), MB90348CE(S), MB90347E(S), MB90347CE(S) MB90346E(S), MB90346CE(S) RAM 30 Kbytes

20 Kbytes :

MB90F343E(S), MB90F343CE(S), MB90F345E(S), MB90F345CE(S)

16 Kbytes :

MB90F342E(S), MB90F342CE(S), MB90F349E(S), MB90F349CE(S)

6 Kbytes :

MB90F347E(S), MB90F347CE(S)

2 Kbytes :

MB90F346E(S), MB90F346CE(S)

16 Kbytes

MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S)

6 Kbytes

MB90347E(S), MB90347CE(S)

2 Kbytes

MB90346E(S), MB90346CE(S) Emulator-specific power supply*2 Yes ⎯ Technology 0.35 µm CMOS with regulator for built-in power supply 0.35 µm CMOS with built-in power supply regulator + Flash memory with Charge pump for programming voltage Operating voltage range 5 V ± 10% 3.5 V to 5.5 V : When normal operating (not using A/D converter) 4.0 V to 5.5 V : When using the A/D converter/Flash programming 4.5 V to 5.5 V : When using the external bus Temperature range ⎯− 40 °C to +105 °C Package PGA-299 QFP-100, LQFP-100 UART 5 channels 4 channels Wide range of baud rate settings using a dedicated reload timer Special synchronous options for adapting to different synchronous serial protocols LIN functionality working either as master or slave LIN device I 2C (400 kbps) 2 channels Devices with a C suffix in the part number : 2channels Devices without a C suffix in the part number : ⎯

(Continued) Part Number Parameter MB90V340E-101, MB90V340E-102 MB90F342E(S), MB90F342CE(S), MB90F343E(S)*1, MB90F343CE(S)*1, MB90F345E(S), MB90F345CE(S), MB90F346E(S), MB90F346CE(S), MB90F347E(S), MB90F347CE(S), MB90F349E(S), MB90F349CE(S) MB90341E(S)* 1, MB90341CE(S)*1, MB90342E(S)*1, MB90342CE(S)*1, MB90346E(S), MB90346CE(S), MB90347E(S), MB90347CE(S), MB90348E(S)* 1, MB90348CE(S)*1, MB90349E(S)*1, MB90349CE(S)*1 A/D Converter 24 input channels Devices with a C suffix in the part number : 24 channels Devices without a C suffix in the part number : 16 channels 10-bit or 8-bit resolution Conversion time : Min 3 µs include sample time (per one channel) 16-bit Reload Timer (4 channels) Operation clock frequency : fsys/21, fsys/23, fsys/25 (fsys = Machine clock frequency) Supports External Event Count function 16-bit I/O Timer (2 channels) Generates an interrupt signal on overflow Supports Timer Clear when the output compare finds a match Operation clock freq. : fsys, fsys/21, fsys/22, fsys/23, fsys/24, fsys/25, fsys/26, fsys/27 (fsys = Machine clock freq.) I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1/2/3, OCU 0/1/2/3 I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7 16-bit Output Compare (8 channels) Generates an interrupt signal when one of the 16-bit I/O timer matches the output compare register A pair of compare registers can be used to generate an output signal. 16-bit Input Capture (8 channels) Rising edge, falling edge or rising & falling edge sensitive Signals an interrupt upon external event 8/16-bit Programmable Pulse Generator 8 channels (16-bit) /16 channels (8-bit) Sixteen 8-bit reload counters Sixteen 8-bit reload registers for L pulse width Sixteen 8-bit reload registers for H pulse width Supports 8-bit and 16-bit operation modes A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler plus 8-bit reload counter Operating clock freq. : fsys, fsys/2 1, fsys/22, fsys/23, fsys/24 or 128 µs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency) CAN Interface 3 channels 2 channels : MB90F342E(S), MB90F342CE(S), MB90F343E(S), MB90F343CE(S), MB90F345E(S), MB90F345CE(S) 1 channel : MB90F346E(S), MB90F346CE(S), MB90F347E(S), MB90F347CE(S), MB90F349E(S), MB90F349CE(S) 2 channels : MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S) 1 channel : MB90346E(S), MB90346CE(S), MB90347E(S), MB90347CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S) Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic transmission in response to Remote Frames Prioritized 16 message buffers for data and ID’s Supports multiple messages Flexible configuration of acceptance filtering : Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps

(Continued) *1 : These devices are under development. *2 : It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual for details. *3 : Embedded Algorithm is a trade mark of Advanced Micro Devices Inc. Part Number Parameter MB90V340E-101, MB90V340E-102 MB90F342E(S), MB90F342CE(S), MB90F343E(S)*1, MB90F343CE(S)*1, MB90F345E(S), MB90F345CE(S), MB90F346E(S), MB90F346CE(S), MB90F347E(S), MB90F347CE(S), MB90F349E(S), MB90F349CE(S) MB90341E(S)* 1, MB90341CE(S)*1, MB90342E(S)*1, MB90342CE(S)*1, MB90346E(S), MB90346CE(S), MB90347E(S), MB90347CE(S), MB90348E(S)* 1, MB90348CE(S)*1, MB90349E(S)*1, MB90349CE(S)*1 External Interrupt (16 channels) Can be used rising edge, falling edge, starting up by H/L level input, external interrupt, expanded intelligent I/O services (EI2OS) and DMA D/A converter 2 channels ⎯ Sub clock (maximum 100 kHz) Only for MB90V340E-102 Devices with sub clock : devices without an S suffix in the part number Devices without sub clock : devices with an S suffix in the part number I/O Ports Virtually all external pins can be used as general purpose I/O port All ports are push-pull outputs Bit-wise settable as input/output or peripheral signal Can be configured 8 as CMOS schmitt trigger/ automotive inputs (in blocks of 8 pins) TTL input level settable for external bus (32-pin only for external bus) Flash Memory ⎯ Supports automatic programming, Embedded Algorithm TM*3 Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of erase cycles : 10000 cycles Data retention time : 20 years Boot block configuration Erase can be performed on each block Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash (except for MB90F346E(S) and MB90F346CE (S) )

■ PIN ASSIGNMENTS  MB90V340E-101/MB90V340E-102 (Continued) (TOP VIEW) (FPT-100P-M06) * : X0A, X1A : MB90V340E-102 P40, P41 : MB90V340E-101 100 50P04/AD04/INT12 P23/A19/PPGF(E) P22/A18/PPGD(C) P21/A17/PPGB(A) P20/A16/PPG9(8) P17/AD15/SCK4 P16/AD14/SOT4 P15/AD13/SIN4 Vss Vcc P14/AD12/SCK3 P13/AD11/SOT3 P12/AD10/SIN3/INT11R P11/AD09/TOT1 P10/AD08/TIN1 P07/AD07/INT15 P06/AD06/INT14 P05/AD05/INT13 301 8 P75/AN21/INT5 P03/AD03/INT11 P02/AD02/INT10 P01/AD01/INT9 P00/AD00/INT8 PA1/TX0 PA0/RX0/INT8R P97/OUT3 P96/OUT2 P95/OUT1 P94/OUT0 P93/PPG7(6) P92/PPG5(4) P91/PPG3(2) P90/PPG1(0) Vss Vcc P87/SCK1 P86/SOT1 P85/SIN1 P84/SCK0/INT15R P83/SOT0/TOT2 P82/SIN0/TIN2/INT14R P81/TOT0/CKOT/INT13R P80/TIN0/ADTG/INT12R P77/AN23/INT7 P76/AN22/INT6 MD0 MD1 MD2 P24/A20/IN0 P25/A21/IN1 P26/A22/IN2 P27/A23/IN3 P30/ALE/IN4 P34/HRQ/OUT4 P56/AN14/DA00 P55/AN13 P54/AN12/TOT3 P53/AN11/TIN3 P52/AN10/SCK2 P51/AN9/SOT2 P50/AN8/SIN2 P47/SCL1 P46/SDA1 P45/SCL0/FRCK1 P44/SDA0/FRCK0 P43/IN7/TX1 P42/IN6/RX1/INT9R C Vss Vcc P41/X1A* P40/X0A* P37/CLK/OUT7 P36/RDY/OUT6 QFP - 100 21201716 19 181514131211 26 25242322 27 2 8 2943 5629 71 0 80 515871 70 67 6669 68 65 64 6 3 62 6176 75 74 7 3 72777879 54 535556 5259 5760 P57/AN15/DA01 P74/AN20/INT4 P73/AN19/INT3 P72/AN18/INT2 P60/AN0/PPG0(1) P61/AN1/PPG2(3) P62/AN2/PPG4(5) P63/AN3/PPG6(7) P64/AN4/PPG8(9) P65/AN5/PPGA(B) P66/AN6/PPGC(D) P67/AN7/PPGE(F) Vss P70/AN16/INT0 P71/AN17/INT1 AVcc AVRH AVRL AVss RST P31/RD/IN5 P32/WRL/WR/RX2/INT10R P33/WRH/TX2 P35/HAK/OUT5

(Continued) (TOP VIEW) (FPT-100P-M05) * : X0A, X1A : MB90V340E-102 P40, P41 : MB90V340E-101 P04/AD04/INT12 P23/A19/PPGF(E) P22/A18/PPGD(C) P21/A17/PPGB(A) P20/A16/PPG9(8) P17/AD15/SCK4 P16/AD14/SOT4 P15/AD13/SIN4 Vss Vcc P14/AD12/SCK3 P13/AD11/SOT3 P12/AD10/SIN3/INT11R P11/AD09/TOT1 P10/AD08/TIN1 P07/AD07/INT15 P06/AD06/INT14 P05/AD05/INT1 3 P75/AN21/INT5 P74/AN20/INT4 P73/AN19/INT3 P72/AN18/INT2 P71/AN17/INT1 P70/AN16/INT0 Vss P67/AN7/PPGE(F) P66/AN6/PPGC(D) P65/AN5/PPGA(B) P64/AN4/PPG8(9) P63/AN3/PPG6(7) P62/AN2/PPG4(5) P61/AN1/PPG2(3) P60/AN0/PPG0(1) AVss AVRL AVRH AVcc P57/AN15/DA01 P00/AD00/INT8 PA1/TX0 PA0/RX0/INT8R P97/OUT3 P96/OUT2 P95/OUT1 P94/OUT0 P93/PPG7(6) P92/PPG5(4) P91/PPG3(2) P90/PPG1(0) Vss Vcc P87/SCK1 P86/SOT1 P85/SIN1 P84/SCK0/INT15R P83/SOT0/TOT2 P82/SIN0/TIN2/INT14R P81/TOT0/CKOT/INT1 3R P80/TIN0/ADTG/INT12R P77/AN23/INT7 P76/AN22/INT6 MD0 P26/A22/IN2 P27/A23/IN3 P30/ALE/IN4 P34/HRQ/OUT4 P53/AN11/TIN3 P52/AN10/SCK2 P51/AN9/SOT2 P50/AN8/SIN2 P47/SCL1 P46/SDA1 P45/SCL0/FRCK1 P44/SDA0/FRCK0 P43/IN7/TX1 P42/IN6/RX1/INT9R C Vss Vcc P41/X1A* P40/X0A* P37/CLK/OUT7 P36/RDY/OUT6 LQFP - 100 99P24/A20/IN0 100P25/A21/IN1

28 P56/AN14/DA00

27 P55/AN13

26 P54/AN12/TOT3

49 MD2

50 MD1

74 73 72 71 70 69 6 8 67 66 65 64 6 3 62 61 60 5 859 55 5657 54 53 52 51 12 3 4567 8 9 1 01 11 21 3 14 15 16 1 817 21 2019 22 23 24 25 RST P31/RD/IN5 P32/WRL/WR/RX2/INT10R P33/WRH/TX2 P35/HAK/OUT5

 MB90F342E(S) / MB90F343E(S) / MB90F345E(S) / MB90F346E(S) / MB90F347E(S) / MB90F349E(S) / MB90341E(S) / MB90342E(S) /MB90346E(S) / MB90347E(S) / MB90348E(S) / MB90349E(S) (Continued) (TOP VIEW) (FPT-100P-M06) * : X0A, X1A : devices without an S suffix in the part number P40, P41 : devices with an S suffix in the part number 100 50P04/AD04/INT12 P23/A19/PPGF(E) P22/A18/PPGD(C) P21/A17/PPGB(A) P20/A16/PPG9(8) P17/AD15 P16/AD14 P15/AD13 Vss Vcc P14/AD12/SCK3 P13/AD11/SOT3 P12/AD10/SIN3/INT11R P11/AD09/TOT1 P10/AD08/TIN1 P07/AD07/INT15 P06/AD06/INT14 P05/AD05/INT13 P75/INT5 P74/INT4 P73/INT3 P72/INT2 P71/INT1 P70/INT0 Vss P67/AN7/PPGE(F) P66/AN6/PPGC(D) P65/AN5/PPGA(B) P64/AN4/PPG8(9) P63/AN3/PPG6(7) P62/AN2/PPG4(5) P61/AN1/PPG2(3) P60/AN0/PPG0(1) AVss AVRL AVRH AVcc P57/AN15 P03/AD03/INT11 P02/AD02/INT10 P01/AD01/INT9 P00/AD00/INT8 PA1/TX0 PA0/RX0/INT8R P97/OUT3 P96/OUT2 P95/OUT1 P94/OUT0 P93/PPG7(6) P92/PPG5(4) P91/PPG3(2) P90/PPG1(0) Vss Vcc P87/SCK1 P86/SOT1 P85/SIN1 P84/SCK0/INT15R P83/SOT0/TOT2 P82/SIN0/TIN2/INT14R P81/TOT0/CKOT/INT13R P80/TIN0/ADTG/INT12R P77/INT7 P76/INT6 MD0 MD1 MD2 P24/A20/IN0 P25/A21/IN1 P26/A22/IN2 P27/A23/IN3 P30/ALE/IN4 P32/WRLX/WRX/INT10R P34/HRQ/OUT4 P56/AN14 P55/AN13 P54/AN12/TOT3 P53/AN11/TIN3 P52/AN10/SCK2 P51/AN9/S OT2 P50/AN8/SIN2 P47 P46 P45/FRCK1 P44/FRCK0 P43/IN7/TX1 P42/IN6/RX1/INT9R C Vss Vcc P41/X1A * P40/X0A * P37/CLK/OUT7 P36/RDY/OUT6 QFP - 100 807 97 8 77 76 75 74 7 3 72 71 70 69 6 8 67 66 65 64 6 3 62 61 60 59 5 8 57 56 55 54 5 3 52 51 12 3 4567 8 9 1 01 11 21 3 14 15 16 17 1 8 19 20 21 22 2 3 24 25 26 27 2 8 29 30 RST P31/RD/IN5 P33/WRH P35/HAK/OUT5

(Continued) (TOP VIEW) (FPT-100P-M05) * : X0A, X1A : devices without an S suffix in the part number P40, P41 : devices with an S suffix in the part number P04/AD04/INT12 P23/A19/PPGF(E) P22/A18/PPGD(C) P21/A17/PPGB(A) P20/A16/PPG9(8) P17/AD15 P16/AD14 P15/AD13 Vss Vcc P14/AD12/SCK3 P13/AD11/SOT3 P12/AD10/SIN3/INT11R P11/AD09/TOT1 P10/AD08/TIN1 P07/AD07/INT15 P06/AD06/INT14 P05/AD05/INT13 P00/AD00/INT8 PA1/TX0 PA0/RX0/INT8R P97/OUT3 P96/OUT2 P95/OUT1 P94/OUT0 P93/PPG7(6) P92/PPG5(4) P91/PPG3(2) P90/PPG1(0) Vss Vcc P87/SCK1 P86/SOT1 P85/SIN1 P84/SCK0/INT15R P83/SOT0/TOT2 P82/SIN0/TIN2/INT14R P81/TOT0/CKOT/INT13R P80/TIN0/ADTG/INT12R P77/INT7 P76/INT6 MD0 P26/A22/IN2 P27/A23/IN3 P30/ALE/IN4 P32/WRL/WR/INT10R P34/HRQ/OUT4 P53/AN11/TIN3 P52/AN10/SCK2 P51/AN9/SOT2 P50/AN8/SIN2 P47 P46 P45/FRCK1 P44/FRCK0 P43/IN7/TX1 P42/IN6/RX1/INT9R C Vss Vcc P41/X1A* P40/X0A* P37/CLK/OUT7 P36/RDY/OUT6 99P24/A20/IN0 100P25/A21/IN1

28 P56/AN14

75 74 7 3 72 71 70 69 6 8 67 66 65 64 6 3 62 61 60 59 5 8 57 56 55 54 5 3 52 51 12 3 4567 8 9 1 01 11 21 3 14 15 16 17 1 8 19 20 21 22 2 3 24 25 P75/INT5 P74/INT4 P73/INT3 P72/INT2 P71/INT1 P70/INT0 Vss P67/AN7/PPGE(F) P66/AN6/PPGC(D) P65/AN5/PPGA(B) P64/AN4/PPG8(9) P63/AN3/PPG6(7) P62/AN2/PPG4(5) P61/AN1/PPG2(3) P60/AN0/PPG0(1) AVss AVRL AVRH AVcc P57/AN15 RST P31/RD/IN5 P33/WRH P35/HAK/OUT5

 MB90F342CE(S) / MB90F343CE(S) / MB90F345C E(S) / MB90F346CE(S) / MB90F347CE(S) / MB90F349CE(S) / MB90341CE(S) / MB90342CE(S) /MB90346CE(S) / MB90347CE(S) / MB90348CE(S) / MB90349CE(S) (Continued) (TOP VIEW) (FPT-100P-M06) 100 50P04/AD04/INT12 P23/A19/PPGF(E) P22/A18/PPGD(C) P21/A17/PPGB(A) P20/A16/PPG9(8) P17/AD15 P16/AD14 P15/AD13 Vss Vcc P14/AD12/SCK3 P13/AD11/SOT3 P12/AD10/SIN3/INT11R P11/AD09/TOT1 P10/AD08/TIN1 P07/AD07/INT15 P06/AD06/INT14 P05/AD05/INT13 P75/AN21/INT5 P03/AD03/INT11 P02/AD02/INT10 P01/AD01/INT9 P00/AD00/INT8 PA1/TX0 PA0/RX0/INT8R P97/OUT3 P96/OUT2 P95/OUT1 P94/OUT0 P93/PPG7(6) P92/PPG5(4) P91/PPG3(2) P90/PPG1(0) Vss Vcc P87/SCK1 P86/SOT1 P85/SIN1 P84/SCK0/INT15R P83/SOT0/TOT2 P82/SIN0/TIN2/INT14R P81/TOT0/CKOT/INT13R P80/TIN0/ADTG/INT12R P77/AN23/INT7 P76/AN22/INT6 MD0 MD1 MD2 P24/A20/IN0 P25/A21/IN1 P26/A22/IN2 P27/A23/IN3 P30/ALE/IN4 P34/HRQ/OUT4 P56/AN14 P55/AN13 P54/AN12/TOT3 P53/AN11/TIN3 P52/AN10/SCK2 P51/AN9/SOT2 P50/AN8/SIN2 P47/SCL1 P46/SDA1 P45/SCL0/FRCK1 P44/SDA0/FRCK0 P43/IN7/TX1 P42/IN6/RX1/INT9R C Vss Vcc P41/X1A* P40/X0A* P37/CLK/OUT7 P36/RDY/OUT6 QFP - 100 807 97 8 77 76 75 74 7 3 72 71 70 69 6 8 67 66 65 64 6 3 62 61 60 59 5 8 57 56 55 54 5 3 52 51 12 3 4567 8 9 1 01 11 21 3 14 15 16 17 1 8 19 20 21 22 2 3 24 25 26 27 2 8 29 30 P74/AN20/INT4 P73/AN19/INT3 P72/AN18/INT2 P71/AN17/INT1 P70/AN16/INT0 P67/AN7/PPGE(F) P66/AN6/PPGC(D) P65/AN5/PPGA(B) P64/AN4/PPG8(9) P61/AN1/PPG2(3) AVss P57/AN15 AVcc P60/AN0/PPG0(1) AVRL AVRH Vss P62/AN2/PPG4(5) P63/AN3/PPG6(7) RST P31/RD/IN5 P33/WRH P35/HAK/OUT5 P32/WRL/WR/INT10R * : X0A, X1A : devices without an S suffix in the part number P40, P41 : devices with an S suffix in the part number

(Continued) (TOP VIEW) (FPT-100P-M05) P04/AD04/INT12 P23/A19/PPGF(E) P22/A18/PPGD(C) P21/A17/PPGB(A) P20/A16/PPG9(8) P17/AD15 P16/AD14 P15/AD13 Vss Vcc P14/AD12/SCK3 P13/AD11/SOT3 P12/AD10/SIN3/INT11R P11/AD09/TOT1 P10/AD08/TIN1 P07/AD07/INT15 P06/AD06/INT14 P05/AD05/INT13 P00/AD00/INT8 PA1/TX0 PA0/RX0/INT8R P97/OUT3 P96/OUT2 P95/OUT1 P94/OUT0 P93/PPG7(6) P92/PPG5(4) P91/PPG3(2) P90/PPG1(0) Vss Vcc P87/SCK1 P86/SOT1 P85/SIN1 P84/SCK0/INT15R P83/SOT0/TOT2 P82/SIN0/TIN2/INT14R P81/TOT0/CKOT/INT1 3R P80/TIN0/ADTG/INT12R P77/AN23/INT7 P76/AN22/INT6 MD0 P26/A22/IN2 P27/A23/IN3 P30/ALE/IN4 P34/HRQ/OUT4 P53/AN11/TIN3 P52/AN10/SCK2 P51/AN9/SOT2 P50/AN8/SIN2 P47/SCL1 P46/SDA1 P45/SCL0/FRCK1 P44/SDA0/FRCK0 P43/IN7/TX1 P42/IN6/RX1/INT9R C Vss Vcc P41/X1A* P40/X0A* P37/CLK/OUT7 P36/RDY/OUT6 99P24/A20/IN0 100P25/A21/IN1 75 74 7 3 72 71 70 69 6 8 67 66 65 64 6 3 62 61 60 59 5 8 57 56 55 54 5 3 52 51 12 3 4567 8 9 1 01 11 21 3 14 15 16 17 1 8 19 20 21 22 2 3 24 25 P75/AN21/INT5 P74/AN20/INT4 P73/AN19/INT3 P72/AN18/INT2 P71/AN17/INT1 P70/AN16/INT0 Vss P67/AN7/PPGE(F) P66/AN6/PPGC(D) P65/AN5/PPGA(B) P64/AN4/PPG8(9) P63/AN3/PPG6(7) P62/AN2/PPG4(5) P61/AN1/PPG2(3) P60/AN0/PPG0(1) AVss AVRL AVRH AVcc P57/AN15 RST P31/RD/IN5 P33/WRH P35/HAK/OUT5 P32/WRL/WR/INT10R * : X0A, X1A : devices without an S suffix in the part number P40, P41 : devices with an S suffix in the part number

■ PIN DESCRIPTION (Continued) Pin No. Pin name I/O Circuit type*3 Function QFP100*1 LQFP100*2 1 to 4 99 to 2 P24 to P27 G General purpose I/O pins. The register can be set to select whether to use a pull-up resistor.In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1. A20 to A23 Output pins of the external address bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins (A20 to A23). IN0 to IN3 Trigger input pins for input captures. P30 G General purpose I/O pin.The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. ALE Address latch enable output pin. This function is enabled when the external bus is enabled. IN4 Trigger input pin for input capture. P31 G General purpose I/O pin.The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. RD External read strobe output pin. This function is enabled when the external bus is enabled. IN5 Trigger input pin for input capture. P32 G General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single- chip mode or when the WR/WRL pin output is disabled. WR / WRL Write strobe output pin for the external data bus. This function is enabled when both the external bus and the WR/WRL pin output are enabled. WRL is used to write-strobe 8 lower bits of the data bus in 16-bit access while WR is used to write-strobe 8 bits of the data bus in 8-bit access. INT10R External interrupt request input pin. P33 G General purpose I/O pin. The register can be set to select whether to use a pull-up resistor.This function is enabled either in single- chip mode or when the WRH pin output is disabled. WRH Write strobe output pin for the upper 8 bits of the external data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the WRH output pin is enabled.

(Continued) Pin No. Pin name I/O Circuit type*3 Function QFP100*1 LQFP100*2 P34 G General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the hold function is disabled. HRQ Hold request input pin. This function is enabled when both the external bus and the hold function are enabled. OUT4 Waveform output pin for output compare. 10 8 P35 G General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the hold function is disabled. HAK Hold acknowledge output pin. This function is enabled when both the external bus and the hold function are enabled. OUT5 Waveform output pin for output compare. 11 9 P36 G General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the external ready function is disabled. RDY External ready input pin. This function is enabled when both the external bus and the external ready function are enabled. OUT6 Waveform output pin for output compare. 12 10 P37 G General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the clock output is disabled. CLK Clock output pin. This function is enabled when both the external bus and clock output are enabled. OUT7 Waveform output pin for output compare OCU7 13, 14 11, 12 P40, P41 F General purpose I/O pins. (devices with an S suffix in the part number and or MB90V340E-101) X0A , X1A B Oscillation pins for sub clock (devices without an S suffix in the part number and or MB90V340E-102) 15 13 V CC ⎯ Power (3.5 V to 5.5 V) input pin 16 14 V SS ⎯ GND pin 17 15 C K This is the power supply stabilization capacitor This pin should be connected to a ceramic capacitor with a capacitance greater than or equal to 0.1 µF. 18 16 P42 F General purpose I/O pin. IN6 Trigger input pin for input capture. RX1 RX input pin for CAN1 Interface (MB90F342E/F343E/F345E/341E/342E only) INT9R External interrupt request input pin

(Continued) Pin No. Pin name I/O Circuit type*3 Function QFP100*1 LQFP100*2 19 17 P43 F General purpose I/O pin. IN7 Trigger input pin for input capture. TX1 TX Output pin for CAN1 (MB90F342E/F343E/F345E/341E/342E only) 20 18 P44 H General purpose I/O pin. SDA0 Serial data I/O pin for I2C (devices with a C suffix in the part number) FRCK0 Input pin for the 16-bit I/O Timer 0 21 19 P45 H General purpose I/O pin. SCL0 Serial clock I/O pin for I2C (devices with a C suffix in the part number) FRCK1 Input pin for the 16-bit I/O Timer 22 20 P46 H General purpose I/O pin. SDA1 Serial data I/O pin for I2C (devices with a C suffix in the part number) 23 21 P47 H General purpose I/O pin. SCL1 Serial clock I/O pin for I2C (devices with a C suffix in the part number) 24 22 P50 O General purpose I/O pin. AN8 Analog input pin for the A/D converter SIN2 Serial data input pin for UART2 25 23 P51 I General purpose I/O pin. AN9 Analog input pin for the A/D converter SOT2 Serial data output pin for UART2 26 24 P52 I General purpose I/O pin. AN10 Analog input pin for the A/D converter SCK2 Clock I/O pin for UART2 27 25 P53 I General purpose I/O pin. AN11 Analog input pin for the A/D converter TIN3 Event input pin for the reload timer 28 26 P54 I General purpose I/O pin. AN12 Analog input pin for the A/D converter TOT3 Output pin for the reload timer 29 27 P55 I General purpose I/O pin. AN13 Analog input pin for the A/D converter 30, 31 28, 29 P56, P57 J General purpose I/O pins. AN14, AN15 Analog input pins for the A/D converter 32 30 AV CC K Analog power input pin for the A/D Converter

(Continued) Pin No. Pin name I/O Circuit type*3 Function QFP100*1 LQFP100*2 33 31 AVRH L Reference voltage input pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AVCC. 34 32 AVRL K Lower reference voltage input pin for the A/D Converter 35 33 AV SS K Analog GND pin for the A/D Converter 36 to 43 34 to 41 P60 to P67 I General purpose I/O pins. AN0 to AN7 Analog input pins for the A/D converter PPG0, 2, 4, 6, 8, A, C, E Output pins for PPGs 44 42 V SS ⎯ GND pin 45 to 50 43 to 48 P70 to P75 I General purpose I/O pins. AN16 to AN21 Analog input pins for the A/D converter (devices with a C suffix in the part number) INT0 to INT5 External interrupt request input pins 51 49 MD2 D Input pin for specifying the operating mode. 52, 53 50, 51 MD1, MD0 C Input pins for specifying the operating mode. 54 52 RST E Reset input 55, 56 53, 54 P76, P77 I General purpose I/O pins. AN22, AN23 Analog input pins for the A/D converter (devices with a C suffix in the part number) INT6, INT7 External interrupt request input pins 57 55 P80 F General purpose I/O pin. TIN0 Event input pin for the reload timer ADTG Trigger input pin for the A/D converter INT12R External interrupt request input pin 58 56 P81 F General purpose I/O pin. TOT0 Output pin for the reload timer CKOT Output pin for the clock monitor INT13R External interrupt request input pin 59 57 P82 M General purpose I/O pin. SIN0 Serial data input pin for UART0 TIN2 Event input pin for the reload timer INT14R External interrupt request input pin 60 58 P83 F General purpose I/O pin. SOT0 Serial data output pin for UART0 TOT2 Output pin for the reload timer

(Continued) Pin No. Pin name I/O Circuit type*3 Function QFP100*1 LQFP100*2 61 59 P84 F General purpose I/O pin. SCK0 Clock I/O pin for UART0 INT15R External interrupt request input pin 62 60 P85 M General purpose I/O pin. SIN1 Serial data input pin for UART1 63 61 P86 F General purpose I/O pin. SOT1 Serial data output pin for UART1 64 62 P87 F General purpose I/O pin. SCK1 Clock I/O pin for UART1 65 63 V CC ⎯ Power (3.5 V to 5.5 V) input pin 66 64 V SS ⎯ GND pin 67 to 70 65 to 68 P90 to P93 F General purpose I/O pin PPG1, 3, 5, 7 Output pins for PPGs 71 to 74 69 to 72 P94 to P97 F General purpose I/O pin OUT0 to OUT3 Waveform output pins for output compares. This function is enabled when the OCU enables waveform output. 75 73 PA0 F General purpose I/O pin. RX0 RX input pin for CAN0 Interface INT8R External interrupt request input pin 76 74 PA1 F General purpose I/O pin. TX0 TX Output pin for CAN0 77 to 84 75 to 82 P00 to P07 G General purpose I/O pins. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. AD00 to AD07 I/O pins for 8 lower bits of the external address/data bus. This function is enabled when the external bus is enabled. INT8 to INT15 External interrupt request input pins. 85 83 P10 G General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. AD08 I/O pin for the external address/data bus. This function is enabled when the external bus is enabled. TIN1 Event input pin for the reload timer

(Continued) Pin No. Pin name I/O Circuit type*3 Function QFP100*1 LQFP100*2 86 84 P11 G General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. AD09 I/O pin for the external address/data bus. This function is enabled when the external bus is enabled. TOT1 Output pin for the reload timer 87 85 P12 N General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. AD10 I/O pin for the external address/data bus. This function is enabled when the external bus is enabled. SIN3 Serial data input pin for UART3 INT11R External interr upt request input pin 88 86 P13 G General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. AD11 I/O pin for the external address/data bus. This function is enabled when the external bus is enabled. SOT3 Serial data output pin for UART3 89 87 P14 G General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. AD12 I/O pin for the external address/data bus. This function is enabled when the external bus is enabled. SCK3 Clock I/O pin for UART3 90 88 V CC ⎯ Power (3.5 V to 5.5 V) input pin 91 89 V SS ⎯ GND pin 92 90 X1 A Main clock output pin 93 91 X0 Main clock input pin 94 92 P15 G General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. AD13 I/O pin for the external address/data bus. This function is enabled when the external bus is enabled. 95 93 P16 G General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. AD14 I/O pin for the external address/data bus. This function is enabled when the external bus is enabled.

(Continued) *1 : FPT-100P-M06 *2 : FPT-100P-M05 *3 : For I/O circuit type, refer to “■ I/O CIRCUIT TYPE”. Pin No. Pin name Circuit type*3 Function QFP100*1 LQFP100*2 96 94 P17 G General purpose I/O pin. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. AD15 I/O pin for the external address/data bus. This function is enabled when the external bus is enabled. 97 to 100 95 to 98 P20 to P23 G General purpose I/O pins. The register can be set to select whether to use a pull-up resistor.In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1. A16 to A19 Output pins of the external address bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins (A16 to A19). PPG9,PPGB, PPGD,PPGF Output pins for PPGs

■ I/O CIRCUIT TYPE (Continued) Type Circuit Remarks A Oscillation circuit  High-speed oscillation feedback resistor = approx. 1 MΩ B Oscillation circuit  Low-speed oscillation feedback resistor = approx. 10 MΩ C MASK ROM and evaluation products:  CMOS hysteresis input pin Flash memory products:  CMOS input pin D MASK ROM and evaluation products:  CMOS hysteresis input pin  Pull-down resistor value: approx. 50 k Ω Flash memory products:  CMOS input pin  No pull-down E CMOS hysteresis input pin  Pull-up resistor value: approx. 50 k Ω Standby control signal Xout Standby control signal X1A X0A Xout CMOS hysteresis inputs R Pull-down Resistor CMOS hysteresis inputs R Pull-up Resistor CMOS hysteresis inputs R

(Continued) Type Circuit Remarks F  CMOS level output (IOL = 4 mA, IOH = −4 mA)  CMOS hysteresis input (with function to disconnect input during standby)  Automotive input (with function to disconnect input during standby) G  CMOS level output (IOL = 4 mA, IOH = −4 mA)  CMOS hysteresis input (with function to disconnect input during standby)  Automotive input (with function to disconnect input during standby)  TTL input (with function to disconnect input during standby)  Programmable pull-up resistor: 50 k Ω approx. H  CMOS level output (IOL = 3 mA, IOH = −3 mA)  CMOS hysteresis input (with function to disconnect input during standby)  Automotive input (with function to disconnect input during standby) CMOS hysteresis input Automotive input Standby control for input shutdown Pout Nout R P-ch N-ch Pull-up control CMOS hysteresis input Automotive input TTL input Standby control for input shutdown Pout Nout R P-chP-ch N-ch CMOS hysteresis input Automotive input Standby control for input shutdown Pout Nout R N-ch P-ch

(Continued) Type Circuit Remarks I  CMOS level output (IOL = 4 mA, IOH = −4 mA)  CMOS hysteresis input (with function to disconnect input during standby)  Automotive input (with function to disconnect input during standby)  A/D converter analog input J  CMOS level output (IOL = 4 mA, IOH = −4 mA)  D/A analog output  CMOS hysteresis input (with function to disconnect input during standby)  Automotive input (with function to disconnect input during standby)  A/D converter analog input K  Power supply input protection circuit L  A/D converter reference voltage power supply input pin, with the protection circuit  Flash memory devices do not have a protection circuit against V CC for pin AVRH CMOS hysteresis input Automotive input Standby control for input shutdown Analog input Pout Nout R P-ch N-ch CMOS hysteresis input Automotive input Standby control for input shutdown Analog input Analog output Pout Nout R P-ch N-ch N-ch P-ch ANE AVR ANEN-ch P-ch

(Continued) Type Circuit Remarks M  CMOS level output (IOL = 4 mA, IOH = −4 mA)  CMOS input (with function to disconnect input during standby)  Automotive input (with function to disconnect input during standby) N  CMOS level output (IOL = 4 mA, IOH = −4 mA)  CMOS input (with function to disconnect input during standby)  Automotive input (with function to disconnect input during standby)  TTL input (with function to disconnect input during standby) Programmable pull-up resistor: 50 kΩ approx O  CMOS level output (IOL = 4 mA, IOH = −4 mA)  CMOS input (with function to disconnect input during standby)  Automotive input (with function to disconnect input during standby)  A/D converter analog input CMOS input Automotive input Standby control for input shutdown Pout Nout R P-ch N-ch Pull-up control CMOS input Automotive input TTL input Standby control for input shutdown Pout Nout R N-ch P-chP-ch CMOS input Automotive input Standby control for input shutdown Analog input Pout Nout R N-ch P-ch

■ HANDLING DEVICES 1. Preventing latch-up CMOS IC chips may suffer latch-up under the following conditions:  A voltage higher than V CC or lower than VSS is applied to an input or output pin.  A voltage higher than the rate d voltage is applied between VCC and VSS pins. T h e A VCC power supply is applied before the VCC voltage. Latch-up may increase the power supply current drastically, causing thermal damage to the device. For the same reason, also be careful not to let the analog power-supply voltage (AVCC, AVRH) exceed the digital power-supply voltage. 2. Handling unused pins Leaving unused input pins open may result in misbehavior or latch-up and possible permanent damage to the device. Therefore they must be pulled up or pulled down through resistors. In this case those resistors should be more than 2 kΩ . Unused bidirectional pins should be set to the output state and can be left open, or the input state with the above described connection. 3. Power supply pins (V CC/VSS)  If there are multiple V CC and VSS pins, that are designed to be set to the same potential are connected the inside of the device to prevent malfunctions such as latch-up. To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the VCC and VSS pins to the power supply and ground externally. Connect VCC and VSS pins to the device from the current supply source at a low imped- ance.  As a measure against power supply noise, connect a capacitor of about 0.1 µF as a bypass capacitor between VCC and VSS pins in the vicinity of VCC and VSS pins of the device 4. Mode Pins (MD0 to MD2) Connect the mode pins directly to VCC or VSS pins. To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the mode pins to VCC or VSS pins and to provide a low-impedance connection. Vcc Vss Vss Vcc Vss VccMB90340E Series Vcc Vss VccVss

1. Sequence for Turning On the Power Supp ly to the A/D Converter and Analog Inputs Make sure to turn on the A/D converter power supply (AV CC, AVRH, AVRL) and analog inputs (AN0 to AN23) after turning-on the digital power supply (VCC). Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or AVCC (turning on/off the analog and digital power supplies simulta- neously is acceptable). 6. Connection of Unused A/D Converter Pins when the A/D Converter is Used Connect unused pins of A/D converter to AVCC = VCC, AVSS = AVRH = AVRL = VSS. 7. Crystal Oscillator Circuit The X0, X1 pins and X0A, X1A pins may be possible causes of abnormal operation. Make sure to provide bypass capacitors via the shortest distance from X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic oscillator) and ground lines, and make sure, to the utmost effort, t hat the oscillation circuit lines do not cross the lines of other circuits. It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation. For each of the mass-production products, request an oscillator evaluation from the manufacturer of the oscillator you are using. 8. Pull-up/down resistors The MB90340E Series does not support internal pull-up/down resistors (except for the pull-up resistors built into ports 0 to 3). Use external components where needed. 9. Using external clock To use an external clock, drive the X0 pin and leave the X1 pin open. 10. Precautions when not using a sub clock signal If you do not connect pins X0A and X1A to an oscillator, use pull-down handling on the X0A pin, and leave the X1A pin open. 11. Notes on operation in PLL clock mode If PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even when there is no external oscillator or the external clock i nput is stopped. Performance of this operation, however, cannot be guaranteed. 12. Notes on Power-On To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during power-on to 50 µs or more (0.2 V to 2.7 V) 13. Stabilization of power supply voltage A sudden change in the supply voltage may cause the device to malfunction even within the specified VCC supply voltage operating range. Therefore, the VCC supply voltage should be stabilized. Stabilize the power supply voltage as follows as a standard level of stabilization. MB90340E Series Open

V CC ripple variations (peak-to-peak value) at commercial frequencies (50 Hz/60 Hz) fall below 10 % of the standard VCC supply voltage  The coefficient of fluctuation does not ex ceed 0.1 V/ms at instantaneous power switching. 14. Initialization In the device, there are internal registers which are initialized only by a power-on reset. To initialize these registers, turn on the power again. 15. Port 0 to Port 3 Output During Power-on (External-bus Mode) As shown below, when the power is turned on in External-Bus mode, there is a possibility that output signal of Port 0 to Port 3 might be unstable irrespective of the reset input. 16. Notes on Using the CAN Function To use the CAN function, please set the DIRECT bit of the CAN Direct Mode Register (CDMR) to 1. If the DIRECT bit is set to ’0’ (initial value), wait states will be performed when accessing CAN registers. Note : Please refer to the Hardware Manual of the MB90340E series for detail of CAN Direct Mode Register. 17. Flash Security Function (except for MB90F346E) A security bit is located in the area of the flash memory. If protection code 01H is written in the security bit, the flash memory is in the protected state by security. Therefore please do not write 01H in this address if you do not use the security function. Refer to following table for the address of the security bit. Flash memory size Address of the security bit MB90F347E Embedded 1 Mbit Flash Memory FE0001 H MB90F342E MB90F349E Embedded 2 Mbits Flash Memory FC0001 H MB90F343E Embedded 3 Mbits Flash Memory F90001 H MB90F345E Embedded 4 Mbits Flash Memory F80001 H Port0 to Port3 outputs might be unstable Port0 to Port3 outputs = Hi-Z Port0 to Port3 VCC 1/2VCC

■ BLOCK DIAGRAMS MB90V340E-101/102 RAM UART Prescaler 8/10-bit 24 channels 16-bit Reload IO Timer 0 Clock Controller Input Capture 8 channels Output Compare 8 channels CAN Controller External Interrupt 16LX CPU F2MC-16 Bus X0,X1 RST SOT4 to SOT0 SCK4 to SCK0 SIN4 to SIN0 AVCC AVSS AN23 to AN0 AVRH AVRL ADTG TIN3 to TIN0 TOT3 to TOT0 IN7 to IN0 OUT7 to OUT0 RX2 to RX0 TX2 to TX0 INT15 to INT8 External Bus Interface AD15 to AD00 A23 to A16 ALE RD WR/WRL WRH HRQ HAK RDY CLK X0A,X1A* 5 channels 10-bit D/A converter 2 channels DA01, DA00 IO Timer 1 FRCK0 FRCK1 8/16-bit PPG 16 channels PPGF to PPG0 I2C Interface SDA1, SDA0 SCL1, SCL0 3 channels 5 channels 2 channels DMAC * : Only for MB90V340E-102 Clock Monitor CKOT (INT15R to INT8R) INT7 to INT0 A/D converter

30 Kbytes

MB90F342E(S), MB90F342CE(S), MB90F343E(S), MB90F343CE(S), MB90F345E(S), MB90F345CE(S), , MB90F346E(S), MB90F346CE(S), MB90F347E(S), MB90F347CE(S), MB90F349E(S), MB90F349CE(S), MB90341E(S), MB90341CE(S), MB90342E(S), MB90342CE(S), MB90346E(S), MB90346CE(S), MB90347E(S), MB90347CE(S), MB90348E(S), MB90348CE(S), MB90349E(S), MB90349CE(S) RAM ROM/Flash UART Prescaler 8/10-bit 16-bit Reload IO Timer 0 Clock Controller Input Capture 8 channels Output Compare 8 channels CAN Controller External Interrupt 16LX CPU F2MC-16 Bus X0,X1 RST SOT3 to SOT0 SCK3 to SCK0 SIN3 to SIN0 AVCC AVSS AN15 to AN0 AVRH AVRL ADTG TIN3 to TIN0 TOT3 to TOT0 IN7 to IN0 OUT7 to OUT0 RX0, RX1*3 TX0, TX1*3 INT15 to INT8 External Bus Interface AD15 to AD00 A23 to A16 ALE RD WR/WRL WRH HRQ HAK RDY CLK X0A,X1A*1

64 K/128 K

SDA1, SDA0*2 SCL1, SCL0*2 2 channels AN23 to AN16*2

2 K/6 K/16 K/

20 Kbytes

256 K/384 K/

*1 : Only for devices with an S suffix in the part number *2 : Only for devices with a C suffix in the part number *3 : Only the MB90341E(S)/ 341CE(S)/ 342E(S)/ 342CE(S)/ F342E(S)/F342CE(S)/F343E(S)/F343CE(S)/ F345E(S)/F345CE(S) are equipped with 2 CAN channels Clock Monitor CKOT (INT15R to INT8R) INT7 to INT0

512 Kbytes

1/2 channels*3

■ MEMORY MAP MB90V340E-101/102 MB90F345E(S)/F345CE(S) MB90F 343E(S)/F343CE(S) FFFFFFH FF0000H FEFFFFH FE0000H FDFFFFH FD0000H FCFFFFH FC0000H FBFFFFH FB0000H FAFFFFH FA0000H F9FFFFH F90000H F8FFFFH F80000H 00FFFFH 008000H 007FFFH 007900H 0078FFH 000100H 0000EFH 000000H FFFFFFH FF0000H FEFFFFH FE0000H FDFFFFH FD0000H FCFFFFH FC0000H FBFFFFH FB0000H FAFFFFH FA0000H F9FFFFH F90000H F8FFFFH F80000H 00FFFFH 008000H 007FFFH 007900H 0050FFH 000100H 0000EFH 000000H FFFFFFH FF0000H FEFFFFH FE0000H FDFFFFH FD0000H FBFFFFH FB0000H FAFFFFH FA0000H F9FFFFH F90000H 00FFFFH 008000H 007FFFH 007900H 0050FFH 000100H 0000EFH 000000H FCFFFFH FC0000H F8FFFFH F80000H ROM (FF bank) ROM (FE bank) ROM (FD bank) ROM (FC bank) ROM (FB bank) ROM (FA bank) ROM (F9 bank) ROM (F8 bank) ROM (image of FF bank) Peripheral RAM 30 Kbytes Peripheral ROM (FF bank) ROM (FE bank) ROM (FD bank) ROM (FC bank) ROM (FB bank) ROM (FA bank) ROM (F9 bank) ROM (F8 bank) ROM (image of FF bank) Peripheral RAM 20 Kbytes Peripheral External access areaExternal access area External access areaExternal access area ROM (FF bank) ROM (FE bank) ROM (FD bank) ROM (FB bank) ROM (FA bank) ROM (F9 bank) ROM (image of FF bank) Peripheral RAM 20 Kbytes Peripheral External access area External access area : Not accessible

Note: An image of the data in the FF bank of ROM is visible in the upper part of bank 00, which makes it possible for the C compiler to use the small memory model. The lower 16 bits of addresses in the FF bank are the same as the lower 16 bits of addresses in the 00 bank so that tables stored in the ROM can be accessed without using the far specifier in the pointer declaration. For example, when the address 00C000 H is accessed, the data at FFC000H in ROM is actually accessed. The ROM area in bank FF exceeds 32 Kbytes, and its entire image cannot be shown in bank 00. As a result, the image between FF8000H and FFFFFFH is visible in bank 00, while the image between FF0000H and FF7FFFH is visible only in bank FF . MB90349E(S)/349CE(S) MB90342E(S)/342CE(S) MB90F349E(S)/F349CE(S) MB90F342E(S)/F342CE(S) MB90348E(S)/348CE(S) MB90341E(S)/341CE(S) MB90347E(S)/347CE(S) MB90F347E(S)/F347CE(S) MB90346E(S)/346CE(S) MB90F346E(S)/F346CE(S) FFFFFFH FF0000H FEFFFFH FE0000H FDFFFFH FD0000H FCFFFFH FC0000H 0000EFH 000000H 00FFFFH 007FFFH 007900H 003FFFH 000100H 008000H FFFFFFH FF0000H FEFFFFH FE0000H 0000EFH 000000H 00FFFFH 007FFFH 007900H 003FFFH 000100H 008000H FFFFFFH FF0000H FEFFFFH FE0000H 0000EFH 000000H 00FFFFH 007FFFH 007900H 0018FFH 000100H 008000H FFFFFFH FF0000H FEFFFFH FE0000H 0000EFH 000000H 00FFFFH 007FFFH 007900H 0008FFH 000100H 008000H ROM (FF bank) ROM (FE bank) ROM (FD bank) ROM (FC bank) External access area ROM (image of FF bank) Peripheral RAM 16 Kbytes External access area Peripheral : Not accessible External access area ROM (image of FF bank) Peripheral RAM 16 Kbytes External access area Peripheral External access area ROM (image of FF bank) Peripheral RAM 6 Kbytes External access area Peripheral External access area ROM (image of FF bank) Peripheral RAM 2 Kbytes External access area Peripheral ROM (FF bank) ROM (FE bank) ROM (FF bank) ROM (FE bank) ROM (FF bank)

■ I/O MAP (Continued) Address Register Abbreviation Access Resource name Initial value 000000H Port 0 Data Register PDR0 R/W Port 0 XXXXXXXX B 000001H Port 1 Data Register PDR1 R/W Port 1 XXXXXXXX B 000002H Port 2 Data Register PDR2 R/W Port 2 XXXXXXXX B 000003H Port 3 Data Register PDR3 R/W Port 3 XXXXXXXX B 000004H Port 4 Data Register PDR4 R/W Port 4 XXXXXXXX B 000005H Port 5 Data Register PDR5 R/W Port 5 XXXXXXXX B 000006H Port 6 Data Register PDR6 R/W Port 6 XXXXXXXX B 000007H Port 7 Data Register PDR7 R/W Port 7 XXXXXXXX B 000008H Port 8 Data Register PDR8 R/W Port 8 XXXXXXXX B 000009H Port 9 Data Register PDR9 R/W Port 9 XXXXXXXX B 00000AH Port A Data Register PDRA R/W Port A XXXXXXXX B 00000BH Port 5 Analog Input Enable Register ADER5 R/W Port 5, A/D 11111111 B 00000CH Port 6 Analog Input Enable Register ADER6 R/W Port 6, A/D 11111111 B 00000DH Port 7 Analog Input Enable Register ADER7 R/W Port 7, A/D 11111111 B 00000EH Input Level Select Register 0 ILSR0 R/W Ports XXXXXXXX B 00000FH Input Level Select Register 1 ILSR1 R/W Ports XXXX0XXX B 000010H Port 0 Direction Register DDR0 R/W Port 0 00000000 B 000011H Port 1 Direction Register DDR1 R/W Port 1 00000000 B 000012H Port 2 Direction Register DDR2 R/W Port 2 00000000 B 000013H Port 3 Direction Register DDR3 R/W Port 3 00000000 B 000014H Port 4 Direction Register DDR4 R/W Port 4 00000000 B 000015H Port 5 Direction Register DDR5 R/W Port 5 00000000 B 000016H Port 6 Direction Register DDR6 R/W Port 6 00000000 B 000017H Port 7 Direction Register DDR7 R/W Port 7 00000000 B 000018H Port 8 Direction Register DDR8 R/W Port 8 00000000 B 000019H Port 9 Direction Register DDR9 R/W Port 9 00000000 B 00001AH Port A Direction Register DDRA R/W Port A 00000100 B 00001BH Reserved 00001CH Port 0 Pull-up Control Register PUCR0 R/W Port 0 00000000 B 00001DH Port 1 Pull-up Control Register PUCR1 R/W Port 1 00000000 B 00001EH Port 2 Pull-up Control Register PUCR2 R/W Port 2 00000000 B 00001FH Port 3 Pull-up Control Register PUCR3 W, R/W Port 3 00000000 B

(Continued) Address Register Abbreviation Access Resource name Initial value 000020H Serial Mode Register 0 SMR0 W,R/W UART0 00000000B 000021H Serial Control Register 0 SCR0 W,R/W 00000000 B 000022H Reception/Transmission Data Register 0 RDR0/TDR0 R/W 00000000 B 000023H Serial Status Register 0 SSR0 R,R/W 00001000 B 000024H Extended Communication Control Register 0 ECCR0 R,W, R/W 000000XXB 000025H Extended Status/Control Register 0 ESCR0 R/W 00000100 B 000026H Baud Rate Generator Register 00 BGR00 R/W 00000000 B 000027H Baud Rate Generator Register 01 BGR01 R/W 00000000 B 000028H Serial Mode Register 1 SMR1 W,R/W UART1 00000000B 000029H Serial Control Register 1 SCR1 W,R/W 00000000 B 00002AH Reception/Transmission Data Register 1 RDR1/TDR1 R/W 00000000 B 00002BH Serial Status Register 1 SSR1 R,R/W 00001000 B 00002CH Extended Communication Control Register 1 ECCR1 R,W, R/W 000000XXB 00002DH Extended Status/Control Register 1 ESCR1 R/W 00000100 B 00002EH Baud Rate Generator Register 10 BGR10 R/W 00000000 B 00002FH Baud Rate Generator Register 11 BGR11 R/W 00000000 B 000030H PPG 0 Operation Mode Control Register PPGC0 W,R/W 16-bit PPG 0/1 0X000XX1B 000031H PPG 1 Operation Mode Control Register PPGC1 W,R/W 0X000001 B 000032H PPG 0/PPG 1 Count Clock Select Register PPG01 R/W 000000X0 B 000033H Reserved 000034H PPG 2 Operation Mode Control Register PPGC2 W,R/W 16-bit PPG 2/3 0X000XX1B 000035H PPG 3 Operation Mode Control Register PPGC3 W,R/W 0X000001 B 000036H PPG 2/PPG 3 Count Clock Select Register PPG23 R/W 000000X0 B 000037H Reserved 000038H PPG 4 Operation Mode Control Register PPGC4 W,R/W 16-bit PPG 4/5 0X000XX1B 000039H PPG 5 Operation Mode Control Register PPGC5 W,R/W 0X000001 B 00003AH PPG 4/PPG 5 Clock Select Register PPG45 R/W 000000X0 B 00003BH Address Detect Control Register 1 PACSR1 R/W Address Match Detection 1 00000000B 00003CH PPG 6 Operation Mode Control Register PPGC6 W,R/W 16-bit PPG 6/7 0X000XX1B 00003DH PPG 7 Operation Mode Control Register PPGC7 W,R/W 0X000001 B 00003EH PPG 6/PPG 7 Count Clock Control Register PPG67 R/W 000000X0 B 00003FH Reserved

(Continued) Address Register Abbreviation Acces s Resource name Initial value 000040H PPG 8 Operation Mode Control Register PPGC8 W,R/W 16-bit PPG 8/9 0X000XX1B 000041H PPG 9 Operation Mode Control Register PPGC9 W,R/W 0X000001 B 000042H PPG 8/PPG 9 Count Clock Control Register PPG89 R/W 000000X0 B 000043H Reserved 000044H PPG A Operation Mode Control Register PPGCA W,R/W 16-bit PPG A/B 0X000XX1B 000045H PPG B Operation Mode Control Register PPGCB W,R/W 0X000001 B 000046H PPG A/PPG B Count Clock Select Register PPGAB R/W 000000X0 B 000047H Reserved 000048H PPG C Operation Mode Control Register PPGCC W,R/W 16-bit PPG C/D 0X000XX1B 000049H PPG D Operation Mode Control Register PPGCD W,R/W 0X000001 B 00004AH PPG C/PPG D Count Clock Select Register PPGCD R/W 000000X0 B 00004BH Reserved 00004CH PPG E Operation Mode Control Register PPGCE W,R/W 16-bit PPG E/F 0X000XX1B 00004DH PPG F Operation Mode Control Register PPGCF W,R/W 0X000001 B 00004EH PPG E/PPG F Count Clock Select Register PPGEF R/W 000000X0 B 00004FH Reserved 000050H Input Capture Control Status 0/1 ICS01 R/W Input Capture 0/1 00000000B 000051H Input Capture Edge 0/1 ICE01 R/W, R XXX0X0XX B 000052H Input Capture Control Status 2/3 ICS23 R/W Input Capture 2/3 00000000B 000053H Input Capture Edge 2/3 ICE23 R XXXXXXXX B 000054H Input Capture Control Status 4/5 ICS45 R/W Input Capture 4/5 00000000B 000055H Input Capture Edge 4/5 ICE45 R XXXXXXXX B 000056H Input Capture Control Status 6/7 ICS67 R/W Input Capture 6/7 00000000B 000057H Input Capture Edge 6/7 ICE67 R/W, R XXX000XX B 000058H Output Compare Control Status 0 OCS0 R/W Output Compare 0/1 0000XX00B 000059H Output Compare Control Status 1 OCS1 R/W 0XX00000 B 00005AH Output Compare Control Status 2 OCS2 R/W Output Compare 2/3 0000XX00B 00005BH Output Compare Control Status 3 OCS3 R/W 0XX00000 B 00005CH Output Compare Control Status 4 OCS4 R/W Output Compare 4/5 0000XX00B 00005DH Output Compare Control Status 5 OCS5 R/W 0XX00000 B 00005EH Output Compare Control Status 6 OCS6 R/W Output Compare 6/7 0000XX00B 00005FH Output Compare Control Status 7 OCS7 R/W 0XX00000 B

(Continued) Address Register Abbreviation Access Resource name Initial value 000060H Timer Control Status 0 TMCSR0 R/W 16-bit Reload Timer 0 00000000B 000061H Timer Control Status 0 TMCSR0 R/W XXXX0000 B 000062H Timer Control Status 1 TMCSR1 R/W 16-bit Reload Timer 1 00000000B 000063H Timer Control Status 1 TMCSR1 R/W XXXX0000 B 000064H Timer Control Status 2 TMCSR2 R/W 16-bit Reload Timer 2 00000000B 000065H Timer Control Status 2 TMCSR2 R/W XXXX0000 B 000066H Timer Control Status 3 TMCSR3 R/W 16-bit Reload Timer 3 00000000B 000067H Timer Control Status 3 TMCSR3 R/W XXXX0000 B 000068H A/D Control Status 0 ADCS0 R/W A/D Converter 000XXXX0B 000069H A/D Control Status 1 ADCS1 R/W 0000000X B 00006AH A/D Data 0 ADCR0 R 00000000 B 00006BH A/D Data 1 ADCR1 R XXXXXX00 B 00006CH ADC Setting 0 ADSR0 R/W 00000000 B 00006DH ADC Setting 1 ADSR1 R/W 00000000 B 00006EH Reserved 00006FH ROM Mirror Function Select ROMM W ROM Mirror XXXXXXX1 B 000070H to 00008FH Reserved for CAN Controller 0/1. Refer to “■ CAN CONTROLLERS” 000090H to 00009AH Reserved 00009BH DMA Descriptor Channel Specified Register DCSR R/W DMA 00000000B 00009CH DMA Status L Register DSRL R/W 00000000 B 00009DH DMA Status H Register DSRH R/W 00000000 B 00009EH Address Detect Control Register 0 PACSR0 R/W Address Match Detection 0 00000000B 00009FH Delayed Interrupt Trigger/Release Register DIRR R/W Delayed Interrupt XXXXXXX0 B 0000A0H Low-power Mode Control Register LPMCR W,R/W Low Power Control Circuit 00011000B 0000A1H Clock Selection Register CKSCR R,R/W Low Power Control Circuit 11111100B 0000A2H, 0000A3H Reserved 0000A4H DMA Stop Status Register DSSR R/W DMA 00000000 B

(Continued) Address Register Abbreviation Access Resource name Initial value 0000A5H Automatic Ready Function Select Register ARSR W External Memory Access 0011XX00B 0000A6H External Address Output Control Register HACR W 00000000 B 0000A7H Bus Control Signal Selection Register ECSR W 0000000X B 0000A8H Watchdog Control Register WDTC R,W Watchdog Timer XXXXX111 B 0000A9H Time Base Timer Control Register TBTC W,R/W Time Base Timer 1XX00100 B 0000AAH Watch Timer Control Register WTC R,R/W Watch Timer 1X001000 B 0000ABH Reserved 0000ACH DMA Enable L Register DERL R/W DMA 00000000B 0000ADH DMA Enable H Register DERH R/W 00000000 B 0000AEH Flash Control Status Register (Flash memory devices only. Otherwise reserved) FMCS R,R/W Flash Memory 000X0000 B 0000AFH Reserved 0000B0H Interrupt Control Register 00 ICR00 W,R/W Interrupt Control 00000111B 0000B1H Interrupt Control Register 01 ICR01 W,R/W 00000111 B 0000B2H Interrupt Control Register 02 ICR02 W,R/W 00000111 B 0000B3H Interrupt Control Register 03 ICR03 W,R/W 00000111 B 0000B4H Interrupt Control Register 04 ICR04 W,R/W 00000111 B 0000B5H Interrupt Control Register 05 ICR05 W,R/W 00000111 B 0000B6H Interrupt Control Register 06 ICR06 W,R/W 00000111 B 0000B7H Interrupt Control Register 07 ICR07 W,R/W 00000111 B 0000B8H Interrupt Control Register 08 ICR08 W,R/W 00000111 B 0000B9H Interrupt Control Register 09 ICR09 W,R/W 00000111 B 0000BAH Interrupt Control Register 10 ICR10 W,R/W 00000111 B 0000BBH Interrupt Control Register 11 ICR11 W,R/W 00000111 B 0000BCH Interrupt Control Register 12 ICR12 W,R/W 00000111 B 0000BDH Interrupt Control Register 13 ICR13 W,R/W 00000111 B 0000BEH Interrupt Control Register 14 ICR14 W,R/W 00000111 B 0000BFH Interrupt Control Register 15 ICR15 W,R/W 00000111 B 0000C0H D/A Converter Data 0 DAT0 R/W D/A Converter XXXXXXXXB 0000C1H D/A Converter Data 1 DAT1 R/W XXXXXXXX B 0000C2H D/A Control 0 DACR0 R/W XXXXXXX0 B 0000C3H D/A Control 1 DACR1 R/W XXXXXXX0 B

(Continued) Address Register Abbreviation Access Resource name Initial value 0000C4H, 0000C5H Reserved 0000C6H External Interrupt Enable 0 ENIR0 R/W External Interrupt 0 00000000B 0000C7H External Interrupt Source 0 EIRR0 R/W XXXXXXXX B 0000C8H External Interrupt Level Setting 0 ELVR0 R/W 00000000 B 0000C9H External Interrupt Level Setting 0 ELVR0 R/W 00000000 B 0000CAH External Interrupt Enable 1 ENIR1 R/W External Interrupt 1 00000000B 0000CBH External Interrupt Source 1 EIRR1 R/W XXXXXXXX B 0000CCH External Interrupt Level Setting 1 ELVR1 R/W 00000000 B 0000CDH External Interrupt Level Setting 1 ELVR1 R/W 00000000 B 0000CEH External Interrupt Source Select EISSR R/W 00000000 B 0000CFH PLL/Sub clock Control Register PSCCR W PLL XXXX0000 B 0000D0H DMA Buffer Address Pointer L Register BAPL R/W DMA XXXXXXXXB 0000D1H DMA Buffer Address Pointer M Register BAPM R/W XXXXXXXX B 0000D2H DMA Buffer Address Pointer H Register BAPH R/W XXXXXXXX B 0000D3H DMA Control Register DMACS R/W XXXXXXXX B 0000D4H I/O Register Address Pointer L Register IOAL R/W XXXXXXXX B 0000D5H I/O Register Address Pointer H Register IOAH R/W XXXXXXXX B 0000D6H Data Counter L Register DCTL R/W XXXXXXXX B 0000D7H Data Counter H Register DCTH R/W XXXXXXXX B 0000D8H Serial Mode Register 2 SMR2 W,R/W UART2 00000000B 0000D9H Serial Control Register 2 SCR2 W,R/W 00000000 B 0000DAH Reception/Transmission Data Register 2 RDR2/TDR2 R/W 00000000 B 0000DBH Serial Status Register 2 SSR2 R,R/W 00001000 B 0000DCH Extended Communication Control Register 2 ECCR2 R,W, R/W 000000XXB 0000DDH Extended Status Control Register 2 ESCR2 R/W 00000100 B 0000DEH Baud Rate Generator Register 20 BGR20 R/W 00000000 B 0000DFH Baud Rate Generator Register 21 BGR21 R/W 00000000 B 0000E0H to 0000EFH Reserved for CAN Controller 2. Refer to “■ CAN CONTROLLERS” 0000F0H to 0000FFH External

(Continued) Address Register Abbreviation Access Resource name Initial value 007900H Reload Register L0 PRLL0 R/W 16-bit PPG 0/1 XXXXXXXXB 007901H Reload Register H0 PRLH0 R/W XXXXXXXX B 007902H Reload Register L1 PRLL1 R/W XXXXXXXX B 007903H Reload Register H1 PRLH1 R/W XXXXXXXX B 007904H Reload Register L2 PRLL2 R/W 16-bit PPG 2/3 XXXXXXXXB 007905H Reload Register H2 PRLH2 R/W XXXXXXXX B 007906H Reload Register L3 PRLL3 R/W XXXXXXXX B 007907H Reload Register H3 PRLH3 R/W XXXXXXXX B 007908H Reload Register L4 PRLL4 R/W 16-bit PPG 4/5 XXXXXXXXB 007909H Reload Register H4 PRLH4 R/W XXXXXXXX B 00790AH Reload Register L5 PRLL5 R/W XXXXXXXX B 00790BH Reload Register H5 PRLH5 R/W XXXXXXXX B 00790CH Reload Register L6 PRLL6 R/W 16-bit PPG 6/7 XXXXXXXXB 00790DH Reload Register H6 PRLH6 R/W XXXXXXXX B 00790EH Reload Register L7 PRLL7 R/W XXXXXXXX B 00790FH Reload Register H7 PRLH7 R/W XXXXXXXX B 007910H Reload Register L8 PRLL8 R/W 16-bit PPG 8/9 XXXXXXXXB 007911H Reload Register H8 PRLH8 R/W XXXXXXXX B 007912H Reload Register L9 PRLL9 R/W XXXXXXXX B 007913H Reload Register H9 PRLH9 R/W XXXXXXXX B 007914H Reload Register LA PRLLA R/W 16-bit PPG A/B XXXXXXXXB 007915H Reload Register HA PRLHA R/W XXXXXXXX B 007916H Reload Register LB PRLLB R/W XXXXXXXX B 007917H Reload Register HB PRLHB R/W XXXXXXXX B 007918H Reload Register LC PRLLC R/W 16-bit PPG C/D XXXXXXXXB 007919H Reload Register HC PRLHC R/W XXXXXXXX B 00791AH Reload Register LD PRLLD R/W XXXXXXXX B 00791BH Reload Register HD PRLHD R/W XXXXXXXX B 00791CH Reload Register LE PRLLE R/W 16-bit PPG E/F XXXXXXXXB 00791DH Reload Register HE PRLHE R/W XXXXXXXX B 00791EH Reload Register LF PRLLF R/W XXXXXXXX B 00791FH Reload Register HF PRLHF R/W XXXXXXXX B 007920H Input Capture 0 IPCP0 R Input Capture 0/1 XXXXXXXXB 007921H Input Capture 0 IPCP0 R XXXXXXXX B 007922H Input Capture 1 IPCP1 R XXXXXXXX B 007923H Input Capture 1 IPCP1 R XXXXXXXX B

(Continued) Address Register Abbreviation Access Resource name Initial value 007924H Input Capture 2 IPCP2 R Input Capture 2/3 XXXXXXXXB 007925H Input Capture 2 IPCP2 R XXXXXXXX B 007926H Input Capture 3 IPCP3 R XXXXXXXX B 007927H Input Capture 3 IPCP3 R XXXXXXXX B 007928H Input Capture 4 IPCP4 R Input Capture 4/5 XXXXXXXXB 007929H Input Capture 4 IPCP4 R XXXXXXXX B 00792AH Input Capture 5 IPCP5 R XXXXXXXX B 00792BH Input Capture 5 IPCP5 R XXXXXXXX B 00792CH Input Capture 6 IPCP6 R Input Capture 6/7 XXXXXXXXB 00792DH Input Capture 6 IPCP6 R XXXXXXXX B 00792EH Input Capture 7 IPCP7 R XXXXXXXX B 00792FH Input Capture 7 IPCP7 R XXXXXXXX B 007930H Output Compare 0 OCCP0 R/W Output Compare 0/1 XXXXXXXXB 007931H Output Compare 0 OCCP0 R/W XXXXXXXX B 007932H Output Compare 1 OCCP1 R/W XXXXXXXX B 007933H Output Compare 1 OCCP1 R/W XXXXXXXX B 007934H Output Compare 2 OCCP2 R/W Output Compare 2/3 XXXXXXXXB 007935H Output Compare 2 OCCP2 R/W XXXXXXXX B 007936H Output Compare 3 OCCP3 R/W XXXXXXXX B 007937H Output Compare 3 OCCP3 R/W XXXXXXXX B 007938H Output Compare 4 OCCP4 R/W Output Compare 4/5 XXXXXXXXB 007939H Output Compare 4 OCCP4 R/W XXXXXXXX B 00793AH Output Compare 5 OCCP5 R/W XXXXXXXX B 00793BH Output Compare 5 OCCP5 R/W XXXXXXXX B 00793CH Output Compare 6 OCCP6 R/W Output Compare 6/7 XXXXXXXXB 00793DH Output Compare 6 OCCP6 R/W XXXXXXXX B 00793EH Output Compare 7 OCCP7 R/W XXXXXXXX B 00793FH Output Compare 7 OCCP7 R/W XXXXXXXX B 007940H Timer Data 0 TCDT0 R/W I/O Timer 0 00000000B 007941H Timer Data 0 TCDT0 R/W 00000000 B 007942H Timer Control Status 0 TCCSL0 R/W 00000000 B 007943H Timer Control Status 0 TCCSH0 R/W 0XXXXXXX B 007944H Timer Data 1 TCDT1 R/W I/O Timer 1 00000000B 007945H Timer Data 1 TCDT1 R/W 00000000 B 007946H Timer Control Status 1 TCCSL1 R/W 00000000 B 007947H Timer Control Status 1 TCCSH1 R/W 0XXXXXXX B

(Continued) Address Register Abbreviation Access Resource name Initial value 007948H Timer 0/Reload 0 TMR0/ TMRLR0 R/W 16-bit Reload Timer 0 XXXXXXXXB 007949H R/W XXXXXXXX B 00794AH Timer 1/Reload 1 TMR1/ TMRLR1 R/W 16-bit Reload Timer 1 XXXXXXXXB 00794BH R/W XXXXXXXX B 00794CH Timer 2/Reload 2 TMR2/ TMRLR2 R/W 16-bit Reload Timer 2 XXXXXXXXB 00794DH R/W XXXXXXXX B 00794EH Timer 3/Reload 3 TMR3/ TMRLR3 R/W 16-bit Reload Timer 3 XXXXXXXXB 00794FH R/W XXXXXXXX B 007950H Serial Mode Register 3 SMR3 W,R/W UART3 00000000B 007951H Serial Control Register 3 SCR3 W,R/W 00000000 B 007952H Reception/Transmission Data Register 3 RDR3/TDR3 R/W 00000000 B 007953H Serial Status Register 3 SSR3 R,R/W 00001000 B 007954H Extended Communication Control Register 3 ECCR3 R,W, R/W 000000XXB 007955H Extended Status Control Register ESCR3 R/W 00000100 B 007956H Baud Rate Generator Register 30 BGR30 R/W 00000000 B 007957H Baud Rate Generator Register 31 BGR31 R/W 00000000 B 007958H Serial Mode Register 4 SMR4 W,R/W UART4 00000000B 007959H Serial Control Register 4 SCR4 W,R/W 00000000 B 00795AH Reception/Transmission Data Register 4 RDR4/TDR4 R/W 00000000 B 00795BH Serial Status Register 4 SSR4 R,R/W 00001000 B 00795CH Extended Communication Control Register 4 ECCR4 R,W, R/W 000000XXB 00795DH Extended Status Control Register ESCR4 R/W 00000100 B 00795EH Baud Rate Generator Register 40 BGR40 R/W 00000000 B 00795FH Baud Rate Generator Register 41 BGR41 R/W 00000000 B 007960H to 00796BH Reserved 00796CH Clock Output Enable Register CLKR R/W Clock Monitor XXXX0000 B 00796DH Reserved 00796EH CAN Direct Mode Register CDMR R/W CAN clock sync XXXXXXX0 B 00796FH CAN Switch Register CANSWR R/W CAN 0/1 XXXXXX00 B

(Continued) Address Register Abbreviation Access Resource name Initial value 007970H I2C Bus Status Register 0 IBSR0 R I2C Interface 0 00000000B 007971H I2C Bus Control Register 0 IBCR0 W,R/W 00000000 B 007972H I2C 10-bit Slave Address Register 0 ITBAL0 R/W 00000000 B 007973H ITBAH0 R/W 00000000 B 007974H I2C 10-bit Slave Address Mask Register 0 ITMKL0 R/W 11111111 B 007975H ITMKH0 R/W 00111111 B 007976H I2C 7-bit Slave Address Register 0 ISBA0 R/W 00000000 B 007977H I2C 7-bit Slave Address Mask Register 0 ISMK0 R/W 01111111 B 007978H I2C Data Register 0 IDAR0 R/W 00000000 B 007979H, 00797AH Reserved 00797BH I2C Clock Control Register 0 ICCR0 R/W I 2C Interface 0 00011111 B 00797CH to 00797FH Reserved 007980H I2C Bus Status Register 1 IBSR1 R I2C Interface 1 00000000B 007981H I2C Bus Control Register 1 IBCR1 W,R/W 00000000 B 007982H I2C 10-bit Slave Address Register 1 ITBAL1 R/W 00000000 B 007983H ITBAH1 R/W 00000000 B 007984H I2C 10-bit Slave Address Mask Register 1 ITMKL1 R/W 11111111 B 007985H ITMKH1 R/W 00111111 B 007986H I2C 7-bit Slave Address Register 1 ISBA1 R/W 00000000 B 007987H I2C 7-bit Slave Address Mask Register 1 ISMK1 R/W 01111111 B 007988H I2C Data Register 1 IDAR1 R/W 00000000 B 007989H, 00798AH Reserved 00798BH I2C Clock Control Register 1 ICCR1 R/W I 2C Interface 1 00011111 B 00798CH to 0079C1H Reserved 0079C2H Clock Modulator Control Register CMCR Clock Modulator 0079C3H to 0079DFH Reserved

(Continued) Notes : • Initial value of “X” represents unknown value.

• Any write access to reserved addresses in I/O map should not be performed. A read access to reserved addresses results in reading “X”. Address Register Abbreviation Access Resource name Initial value 0079E0H Detect Address Setting 0 PADR0 R/W Address Match Detection 0 XXXXXXXXB 0079E1H Detect Address Setting 0 PADR0 R/W XXXXXXXX B 0079E2H Detect Address Setting 0 PADR0 R/W XXXXXXXX B 0079E3H Detect Address Setting 1 PADR1 R/W XXXXXXXX B 0079E4H Detect Address Setting 1 PADR1 R/W XXXXXXXX B 0079E5H Detect Address Setting 1 PADR1 R/W XXXXXXXX B 0079E6H Detect Address Setting 2 PADR2 R/W XXXXXXXX B 0079E7H Detect Address Setting 2 PADR2 R/W XXXXXXXX B 0079E8H Detect Address Setting 2 PADR2 R/W XXXXXXXX B 0079E9H to 0079EFH Reserved 0079F0H Detect Address Setting 3 PADR3 R/W Address Match Detection 1 XXXXXXXXB 0079F1H Detect Address Setting 3 PADR3 R/W XXXXXXXX B 0079F2H Detect Address Setting 3 PADR3 R/W XXXXXXXX B 0079F3H Detect Address Setting 4 PADR4 R/W XXXXXXXX B 0079F4H Detect Address Setting 4 PADR4 R/W XXXXXXXX B 0079F5H Detect Address Setting 4 PADR4 R/W XXXXXXXX B 0079F6H Detect Address Setting 5 PADR5 R/W XXXXXXXX B 0079F7H Detect Address Setting 5 PADR5 R/W XXXXXXXX B 0079F8H Detect Address Setting 5 PADR5 R/W XXXXXXXX B 0079F9H to 0079FFH Reserved 007A00H to 007AFFH Reserved for CAN Controller 0. Refer to “■ CAN CONTROLLERS” 007B00H to 007BFFH Reserved for CAN Controller 0. Refer to “■ CAN CONTROLLERS” 007C00H to 007CFFH Reserved for CAN Controller 1. Refer to “■ CAN CONTROLLERS” 007D00H to 007DFFH Reserved for CAN Controller 1. Refer to “■ CAN CONTROLLERS” 007E00H to 007EFFH Reserved for CAN Controller 2. Refer to “■ CAN CONTROLLERS” 007F00H to 007FFFH Reserved for CAN Controller 2. Refer to “■ CAN CONTROLLERS”

■ CAN CONTROLLERS The CAN controller has the following features:  Conforms to CAN Specification Version 2.0 Part A and B

• Supports transmission/reception in standard frame and extended frame formats  Supports transmission of data frames by receiving remote frames  16 transmission/reception message buffers
• 29-bit ID and 8-byte data
• Multi-level message buffer configuration  Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
• Two acceptance mask registers in either standard frame format or extended frame formats  Bit rate programmable from 10 kbps to 2 Mbps (when input clock is at 16 MHz) List of Control Registers (1) Address Register Abbreviation Access Initial Value CAN0 CAN1 CAN2 000070H 000080H 0000E0H Message Buffer Valid Register BVALR R/W 00000000B 00000000B000071H 000081H 0000E1H 000072H 000082H 0000E2H Transmit Request Register TREQR R/W 00000000B 00000000B000073H 000083H 0000E3H 000074H 000084H 0000E4H Transmit Cancel Register TCANR W 00000000B 00000000B000075H 000085H 0000E5H 000076H 000086H 0000E6H Transmission Complete Register TCR R/W 00000000B 00000000B000077H 000087H 0000E7H 000078H 000088H 0000E8H Receive Complete Register RCR R/W 00000000B 00000000B000079H 000089H 0000E9H 00007AH 00008AH 0000EAH Remote Request Receiving Register RRTRR R/W 00000000B 00000000B00007BH 00008BH 0000EBH 00007CH 00008CH 0000ECH Receive Overrun Register ROVRR R/W 00000000B 00000000B00007DH 00008DH 0000EDH 00007EH 00008EH 0000EEH Reception Interrupt Enable Register RIER R/W 00000000B 00000000B00007FH 00008FH 0000EFH

List of Control Registers (2) Address Register Abbreviation Access Initial Value CAN0 CAN1 CAN2 007B00H 007D00H 007F00H Control Status Register CSR R/W, W R/W, R 0XXXX0X1B 00XXX000B007B01H 007D01H 007F01H 007B02H 007D02H 007F02H Last Event Indicator Register LEIR R/W 000X0000B XXXXXXXXB007B03H 007D03H 007F03H 007B04H 007D04H 007F04H Receive And Transmit Error Counter RTEC R 00000000B 00000000B007B05H 007D05H 007F05H 007B06H 007D06H 007F06H Bit Timing Register BTR R/W 11111111B X1111111B007B07H 007D07H 007F07H 007B08H 007D08H 007F08H IDE Register IDER R/W XXXXXXXXB XXXXXXXXB007B09H 007D09H 007F09H 007B0AH 007D0AH 007F0AH Transmit RTR Register TRTRR R/W 00000000B 00000000B007B0BH 007D0BH 007F0BH 007B0CH 007D0CH 007F0CH Remote Frame Receive Waiting Register RFWTR R/W XXXXXXXXB XXXXXXXXB007B0DH 007D0DH 007F0DH 007B0EH 007D0EH 007F0EH Transmit Interrupt Enable Register TIER R/W 00000000B 00000000B007B0FH 007D0FH 007F0FH 007B10H 007D10H 007F10H Acceptance Mask Select Register AMSR R/W XXXXXXXXB XXXXXXXXB007B11H 007D11H 007F11H 007B12H 007D12H 007F12H XXXXXXXXB XXXXXXXXB007B13H 007D13H 007F13H 007B14H 007D14H 007F14H Acceptance Mask Register 0 AMR0 R/W XXXXXXXXB XXXXXXXXB007B15H 007D15H 007F15H 007B16H 007D16H 007F16H XXXXXXXXB XXXXXXXXB007B17H 007D17H 007F17H 007B18H 007D18H 007F18H Acceptance Mask Register 1 AMR1 R/W XXXXXXXXB XXXXXXXXB007B19H 007D19H 007F19H 007B1AH 007D1AH 007F1AH XXXXXXXXB XXXXXXXXB007B1BH 007D1BH 007F1BH

List of Message Buffers (ID Registers) (1) Address Register Abbreviation Access Initial Value CAN0 CAN1 CAN2 007A00H to 007A1FH 007C00H to 007C1FH 007E00H to 007E1FH General- Purpose Ram ⎯ R/W XXXXXXXXB to XXXXXXXXB 007A20H 007C20H 007E20H Id Register 0 IDR0 R/W XXXXXXXXB XXXXXXXXB007A21H 007C21H 007E21H 007A22H 007C22H 007E22H XXXXXXXXB XXXXXXXXB007A23H 007C23H 007E23H 007A24H 007C24H 007E24H Id Register 1 IDR1 R/W XXXXXXXXB XXXXXXXXB007A25H 007C25H 007E25H 007A26H 007C26H 007E26H XXXXXXXXB XXXXXXXXB007A27H 007C27H 007E27H 007A28H 007C28H 007E28H Id Register 2 IDR2 R/W XXXXXXXXB XXXXXXXXB007A29H 007C29H 007E29H 007A2AH 007C2AH 007E2AH XXXXXXXXB XXXXXXXXB007A2BH 007C2BH 007E2BH 007A2CH 007C2CH 007E2CH Id Register 3 IDR3 R/W XXXXXXXXB XXXXXXXXB007A2DH 007C2DH 007E2DH 007A2EH 007C2EH 007E2EH XXXXXXXXB XXXXXXXXB007A2FH 007C2FH 007E2FH 007A30H 007C30H 007E30H Id Register 4 IDR4 R/W XXXXXXXXB XXXXXXXXB007A31H 007C31H 007E31H 007A32H 007C32H 007E32H XXXXXXXXB XXXXXXXXB007A33H 007C33H 007E33H 007A34H 007C34H 007E34H Id Register 5 IDR5 R/W XXXXXXXXB XXXXXXXXB007A35H 007C35H 007E35H 007A36H 007C36H 007E36H XXXXXXXXB XXXXXXXXB007A37H 007C37H 007E37H 007A38H 007C38H 007E38H Id Register 6 IDR6 R/W XXXXXXXXB XXXXXXXXB007A39H 007C39H 007E39H 007A3AH 007C3AH 007E3AH XXXXXXXXB XXXXXXXXB007A3BH 007C3BH 007E3BH 007A3CH 007C3CH 007E3CH Id Register 7 IDR7 R/W XXXXXXXXB XXXXXXXXB007A3DH 007C3DH 007E3DH 007A3EH 007C3EH 007E3EH XXXXXXXXB XXXXXXXXB007A3FH 007C3FH 007E3FH

List of Message Buffers (ID Registers) (2) Address Register Abbreviation Access Initial Value CAN0 CAN1 CAN2 007A40H 007C40H 007E40H Id Register 8 IDR8 R/W XXXXXXXXB XXXXXXXXB007A41H 007C41H 007E41H 007A42H 007C42H 007E42H XXXXXXXXB XXXXXXXXB007A43H 007C43H 007E43H 007A44H 007C44H 007E44H Id Register 9 IDR9 R/W XXXXXXXXB XXXXXXXXB007A45H 007C45H 007E45H 007A46H 007C46H 007E46H XXXXXXXXB XXXXXXXXB007A47H 007C47H 007E47H 007A48H 007C48H 007E48H Id Register 10 IDR10 R/W XXXXXXXXB XXXXXXXXB007A49H 007C49H 007E49H 007A4AH 007C4AH 007E4AH XXXXXXXXB XXXXXXXXB007A4BH 007C4BH 007E4BH 007A4CH 007C4CH 007E4CH Id Register 11 IDR11 R/W XXXXXXXXB XXXXXXXXB007A4DH 007C4DH 007E4DH 007A4EH 007C4EH 007E4EH XXXXXXXXB XXXXXXXXB007A4FH 007C4FH 007E4FH 007A50H 007C50H 007E50H Id Register 12 IDR12 R/W XXXXXXXXB XXXXXXXXB007A51H 007C51H 007E51H 007A52H 007C52H 007E52H XXXXXXXXB XXXXXXXXB007A53H 007C53H 007E53H 007A54H 007C54H 007E54H Id Register 13 IDR13 R/W XXXXXXXXB XXXXXXXXB007A55H 007C55H 007E55H 007A56H 007C56H 007E56H XXXXXXXXB XXXXXXXXB007A57H 007C57H 007E57H 007A58H 007C58H 007E58H Id Register 14 IDR14 R/W XXXXXXXXB XXXXXXXXB007A59H 007C59H 007E59H 007A5AH 007C5AH 007E5AH XXXXXXXXB XXXXXXXXB007A5BH 007C5BH 007E5BH 007A5CH 007C5CH 007E5CH Id Register 15 IDR15 R/W XXXXXXXXB XXXXXXXXB007A5DH 007C5DH 007E5DH 007A5EH 007C5EH 007E5EH XXXXXXXXB XXXXXXXXB007A5FH 007C5FH 007E5FH

List of Message Buffers (DLC Registers and Data Registers) (1) Address Register Abbreviation Access Initial Value CAN0 CAN1 CAN2 007A60H 007C60H 007E60H DLC Register 0 DLCR0 R/W XXXXXXXX B 007A61H 007C61H 007E61H 007A62H 007C62H 007E62H DLC Register 1 DLCR1 R/W XXXXXXXX B 007A63H 007C63H 007E63H 007A64H 007C64H 007E64H DLC Register 2 DLCR2 R/W XXXXXXXX B 007A65H 007C65H 007E65H 007A66H 007C66H 007E66H DLC Register 3 DLCR3 R/W XXXXXXXX B 007A67H 007C67H 007E67H 007A68H 007C68H 007E68H DLC Register 4 DLCR4 R/W XXXXXXXX B 007A69H 007C69H 007E69H 007A6AH 007C6AH 007E6AH DLC Register 5 DLCR5 R/W XXXXXXXX B 007A6BH 007C6BH 007E6BH 007A6CH 007C6CH 007E6CH DLC Register 6 DLCR6 R/W XXXXXXXX B 007A6DH 007C6DH 007E6DH 007A6EH 007C6EH 007E6EH DLC Register 7 DLCR7 R/W XXXXXXXX B 007A6FH 007C6FH 007E6FH 007A70H 007C70H 007E70H DLC Register 8 DLCR8 R/W XXXXXXXX B 007A71H 007C71H 007E71H 007A72H 007C72H 007E72H DLC Register 9 DLCR9 R/W XXXXXXXX B 007A73H 007C73H 007E73H 007A74H 007C74H 007E74H DLC Register 10 DLCR10 R/W XXXXXXXX B 007A75H 007C75H 007E75H 007A76H 007C76H 007E76H DLC Register 11 DLCR11 R/W XXXXXXXX B 007A77H 007C77H 007E77H 007A78H 007C78H 007E78H DLC Register 12 DLCR12 R/W XXXXXXXX B 007A79H 007C79H 007E79H 007A7AH 007C7AH 007E7AH DLC Register 13 DLCR13 R/W XXXXXXXX B 007A7BH 007C7BH 007E7BH 007A7CH 007C7CH 007E7CH DLC Register 14 DLCR14 R/W XXXXXXXX B 007A7DH 007C7DH 007E7DH 007A7EH 007C7EH 007E7EH DLC Register 15 DLCR15 R/W XXXXXXXX B 007A7FH 007C7FH 007E7FH

List of Message Buffers (DLC Registers and Data Registers) (2) Address Register Abbreviation Access Initial Value CAN0 CAN1 CAN2 007A80H to 007A87H 007C80H to 007C87H 007E80H to 007E87H Data Register 0 (8 bytes) DTR0 R/W XXXXXXXXB to XXXXXXXXB 007A88H to 007A8FH 007C88H to 007C8FH 007E88H to 007E8FH Data Register 1 (8 bytes) DTR1 R/W XXXXXXXXB to XXXXXXXXB 007A90H to 007A97H 007C90H to 007C97H 007E90H to 007E97H Data Register 2 (8 bytes) DTR2 R/W XXXXXXXXB to XXXXXXXXB 007A98H to 007A9FH 007C98H to 007C9FH 007E98H to 007E9FH Data Register 3 (8 bytes) DTR3 R/W XXXXXXXXB to XXXXXXXXB 007AA0H to 007AA7H 007CA0H to 007CA7H 007EA0H to 007EA7H Data Register 4 (8 bytes) DTR4 R/W XXXXXXXXB to XXXXXXXXB 007AA8H to 007AAFH 007CA8H to 007CAFH 007EA8H to 007EAFH Data Register 5 (8 bytes) DTR5 R/W XXXXXXXXB to XXXXXXXXB 007AB0H to 007AB7H 007CB0H to 007CB7H 007EB0H to 007EB7H Data Register 6 (8 bytes) DTR6 R/W XXXXXXXXB to XXXXXXXXB 007AB8H to 007ABFH 007CB8H to 007CBFH 007EB8H to 007EBFH Data Register 7 (8 bytes) DTR7 R/W XXXXXXXXB to XXXXXXXXB 007AC0H to 007AC7H 007CC0H to 007CC7H 007EC0H to 007EC7H Data Register 8 (8 bytes) DTR8 R/W XXXXXXXXB to XXXXXXXXB 007AC8H to 007ACFH 007CC8H to 007CCFH 007EC8H to 007ECFH Data Register 9 (8 bytes) DTR9 R/W XXXXXXXXB to XXXXXXXXB 007AD0H to 007AD7H 007CD0H to 007CD7H 007ED0H to 007ED7H Data Register 10 (8 bytes) DTR10 R/W XXXXXXXXB to XXXXXXXXB 007AD8H to 007ADFH 007CD8H to 007CDFH 007ED8H to 007EDFH Data Register 11 (8 bytes) DTR11 R/W XXXXXXXXB to XXXXXXXXB 007AE0H to 007AE7H 007CE0H to 007CE7H 007EE0H to 007EE7H Data Register 12 (8 bytes) DTR12 R/W XXXXXXXXB to XXXXXXXXB 007AE8H to 007AEFH 007CE8H to 007CEFH 007EE8H to 007EEFH Data Register 13 (8 bytes) DTR13 R/W XXXXXXXXB to XXXXXXXXB

List of Message Buffers (DLC Registers and Data Registers) (3) Address Register Abbreviation Access Initial Value CAN0 CAN1 CAN2 007AF0H to 007AF7H 007CF0H to 007CF7H 007EF0H to 007EF7H Data Register 14 (8 bytes) DTR14 R/W XXXXXXXXB to XXXXXXXXB 007AF8H to 007AFFH 007CF8H to 007CFFH 007EF8H to 007EFFH Data Register 15 (8 bytes) DTR15 R/W XXXXXXXXB to XXXXXXXXB

■ INTERRUPT FACTORS, INTERRUPT VECTORS, INTERRUPT CONTROL REGISTER (Continued) Interrupt cause EI2OS Support DMA channel number Interrupt vector Interrupt control register Number Address Number Address Reset N ⎯ #08 FFFFDC H ⎯⎯ INT9 instruction N ⎯ #09 FFFFD8 H ⎯⎯ Exception N ⎯ #10 FFFFD4 H ⎯⎯ CAN 0 RX N ⎯ #11 FFFFD0 H ICR00 0000B0 H CAN 0 TX/NS N ⎯ #12 FFFFCC H CAN 1 RX / Input Capture 6 Y1 ⎯ #13 FFFFC8 H ICR01 0000B1 H CAN 1 TX/NS / Input Capture 7 Y1 ⎯ #14 FFFFC4 H CAN 2 RX / I2C0 N ⎯ #15 FFFFC0 H ICR02 0000B2 H CAN 2 TX/NS N ⎯ #16 FFFFBC H 16-bit Reload Timer 0 Y1 0 #17 FFFFB8 H ICR03 0000B3 H 16-bit Reload Timer 1 Y1 1 #18 FFFFB4 H 16-bit Reload Timer 2 Y1 2 #19 FFFFB0 H ICR04 0000B4 H 16-bit Reload Timer 3 Y1 ⎯ #20 FFFFAC H PPG 0/1/4/5 N ⎯ #21 FFFFA8 H ICR05 0000B5 H PPG 2/3/6/7 N ⎯ #22 FFFFA4 H PPG 8/9/C/D N ⎯ #23 FFFFA0 H ICR06 0000B6 H PPG A/B/E/F N ⎯ #24 FFFF9C H Time Base Timer N ⎯ #25 FFFF98 H ICR07 0000B7 H External Interrupt 0 to 3, 8 to 11 Y1 3 #26 FFFF94 H Watch Timer N ⎯ #27 FFFF90 H ICR08 0000B8 H External Interrupt 4 to 7, 12 to 15 Y1 4 #28 FFFF8C H A/D Converter Y1 5 #29 FFFF88 H ICR09 0000B9 H I/O Timer 0 / I/O Timer 1 N ⎯ #30 FFFF84 H Input Capture 4/5 / I2C1 Y1 6 #31 FFFF80 H ICR10 0000BA H Output Compare 0/1/4/5 Y1 7 #32 FFFF7C H Input Capture 0 to 3 Y1 8 #33 FFFF78 H ICR11 0000BB H Output Compare 2/3/6/7 Y1 9 #34 FFFF74 H UART 0 RX Y2 10 #35 FFFF70 H ICR12 0000BC H UART 0 TX Y1 11 #36 FFFF6C H UART 1 RX / UART 3 RX Y2 12 #37 FFFF68 H ICR13 0000BD H UART 1 TX / UART 3 TX Y1 13 #38 FFFF64 H

(Continued) Y1 : Usable Y2 : Usable, with EI2OS stop function N : U n u s a b l e Notes : • The peripheral resources sharing the ICR register have the same interrupt level.

• When two peripheral resources share the ICR register, only one can use Extended Intelligent I/O Service at a time.
• When either of the two peripheral resources sharing the ICR register specifies Extended Intelligent I/O Service, the other one cannot use interrupts. Interrupt cause EI2OS Support DMA channel number Interrupt vector Interrupt control register Number Address Number Address UART 2 RX / UART 4 RX Y2 14 #39 FFFF60 H ICR14 0000BE H UART 2 TX / UART 4 TX Y1 15 #40 FFFF5C H Flash Memory N ⎯ #41 FFFF58 H ICR15 0000BF H Delayed Interrupt N ⎯ #42 FFFF54 H

■ ELECTRICAL CHARACTERISTICS 1. Absolute Maximum Ratings *1: This parameter is based on VSS = AVSS = 0 V *2: Set AVCC and VCC to the same voltage. Make sure that AVCC does not exceed VCC and that the voltage at the analog inputs does not exceed AVCC when the power is switched on. *3: VI and VO should not exceed VCC + 0.3 V. VI should not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the ICLAMP rating supersedes the VI rating. *4: Applicable to pins: P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0, PA1 *5: • Applicable to pins: P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57 (Evaluation device : P50 to P55) , P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0 to PA1

• Use within recommended operating conditions.
• Use with DC voltage (current)
• The +B signal should always be applied by using a limiting resistance placed between the +B signal and the microcontroller.
• The value of the limiting resistance should be set so that when the +B signal is applied, the input current to the microcontroller pin does not exceed the rated value, either instantaneously or for prolonged periods.
• Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the VCC pin, and this may affect other devices. (Continued) Parameter Symbol Rating Unit Remarks Min Max Power supply voltage*1 VCC VSS − 0.3 V SS + 6.0 V AVCC VSS − 0.3 V SS + 6.0 V V CC = AVCC*2 AVRH, AVRL VSS − 0.3 V SS + 6.0 V AVCC ≥ AVRH, AVCC ≥ AVRL, AVRH ≥ AVRL Input voltage*1 VI VSS − 0.3 V SS + 6.0 V *3 Output voltage*1 VO VSS − 0.3 V SS + 6.0 V *3 Maximum Clamp Current I CLAMP −4.0 +4.0 mA *5 Total Maximum Clamp Current Σ|ICLAMP| ⎯ 40 mA *5 “L” level maximum output current I OL ⎯ 15 mA *4 “L” level average output current I OLAV ⎯ 4m A * 4 “L” level maximum overall output current ΣIOL ⎯ 100 mA *4 “L” level average overall output current ΣIOLAV ⎯ 50 mA *4 “H” level maximum output current I OH ⎯− 15 mA *4 “H” level average output current I OHAV ⎯− 4m A * 4 “H” level maximum overall output current ΣIOH ⎯− 100 mA *4 “H” level average overall output current ΣIOHAV ⎯− 50 mA *4 Power consumption P D ⎯ 340 mW MB90F347E Operating temperature T A −40 +105 °C Storage temperature T STG −55 +150 °C

(Continued)

• Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V) , the power supply is provided from the pins, so that incomplete operation may result.
• Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
• Care must be taken not to leave the +B input pin open.
• Sample recommended circuits: WARNING: Semiconductor devices can be permanently dama ged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings. P-ch N-ch VCC R  Input/output equivalent circuits +B input (0 V to 16 V) Limiting resistance Protective diode

1. Recommended Operating Conditions (VSS = AVSS = 0 V) WARNING: The recommended operating conditions are requir ed in order to ensure the normal operation of the semiconductor device. All of the device’s electrical characteristics are warranted when the device is operated within these ranges. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand. Parameter Symbol Value Unit Remarks Min Typ Max Power supply voltage V CC, AVCC 4.0 5.0 5.5 V Under normal operation 3.5 5.0 5.5 V Under normal operation, when not using the A/D converter and not Flash programming. 4.5 5.0 5.5 V When External bus is used. 3.0 ⎯ 5.5 V Maintains RAM data in stop mode Smoothing capacitor C S 0.1 ⎯ 1.0 µF Use a ceramic capacitor or capacitor of better AC characteristics. Capacitor at the V CC should be greater than this capacitor. Operating temperature T A −40 ⎯+ 105 °C C CS C Pin Connection Diagram

1. DC Characteristics (TA = −40 °C to +105 °C, VCC = 5.0 V ± 10%, fCP ≤ 24 MHz, VSS = AVSS = 0 V) (Continued) Parameter Sym- bol Pin Condition Value Unit RemarksMin Typ Max Input H voltage (At V CC =

5 V ± 10%)

VIHS ⎯⎯ 0.8 VCC ⎯ VCC + 0.3 V Port inputs if CMOS hysteresis input levels are selected (except P12, P44, P45, P46, P47, P50, P82, P83) V IHA ⎯⎯ 0.8 VCC ⎯ VCC + 0.3 V Port inputs if Automotive input levels are selected VIHT ⎯⎯ 2.0 ⎯ VCC + 0.3 V Port inputs if TTL input levels are selected VIHS ⎯⎯ 0.7 VCC ⎯ VCC + 0.3 V P12, P50, P82, P85 inputs if CMOS input levels are selected VIHI ⎯⎯ 0.7 VCC ⎯ VCC + 0.3 V P44, P45, P46, P47 inputs if CMOS hysteresis input levels are selected V IHR ⎯⎯ 0.8 VCC ⎯ VCC + 0.3 V RST input pin (CMOS hysteresis) VIHM ⎯⎯ VCC − 0.3 ⎯ VCC + 0.3 V MD input pin Input L voltage (At VCC = VILS ⎯⎯ VSS − 0.3 ⎯ 0.2 VCC V Port inputs if CMOS hysteresis input levels are selected (except P12, P44, P45, P46, P47, P50, P82, P83) V ILA ⎯⎯ VSS − 0.3 ⎯ 0.5 VCC V Port inputs if Automotive input levels are selected V ILT ⎯⎯ VSS − 0.3 ⎯ 0.8 V Port inputs if TTL input levels are selected VILS ⎯⎯ VSS − 0.3 ⎯ 0.3 VCC V P12, P50, P82, P85 inputs if CMOS input levels are selected V ILI ⎯⎯ VSS − 0.3 ⎯ 0.3 VCC V P44, P45, P46, P47 inputs if CMOS hysteresis input levels are selected VILR ⎯⎯ VSS − 0.3 ⎯ 0.2 VCC V RST input pin (CMOS hysteresis) VILM ⎯⎯ VSS − 0.3 ⎯ VSS + 0.3 V MD input pin Output H voltage VOH Normal outputs VCC = 4.5 V, IOH = −4.0 mA VCC − 0.5 ⎯⎯ V Output H voltage VOHI I2C current outputs VCC = 4.5 V, IOH = −3.0 mA VCC − 0.5 ⎯⎯ V Output L voltage VOL Normal outputs VCC = 4.5 V, IOL = 4.0 mA ⎯⎯ 0.4 V Output L voltage VOLI I2C current outputs VCC = 4.5 V, IOL = 3.0 mA ⎯⎯ 0.4 V

(Continued) (TA = −40 °C to +105 °C, VCC = 5.0 V ± 10%, fCP ≤ 24 MHz, VSS = AVSS = 0 V) * : The power supply current is m easured with an external clock. Parameter Sym- bol Pin Condition Value Unit RemarksMin Typ Max Input leak current I IL ⎯ VCC = 5.5 V, VSS < VI < VCC −1 ⎯+ 1 µA Pull-up resistance RUP P00 to P07, P10 to P17, P20 to P27, P30 to P37, RST ⎯ 25 50 100 k Ω Pull-down resistance RDOWN MD2 ⎯ 25 50 100 k Ω Except Flash memory devices Power supply current* I CC VCC VCC = 5.0 V, Internal frequency : 24 MHz, At normal operation. ⎯ 55 70 mA VCC = 5.0 V, Internal frequency : 24 MHz, At writing Flash memory. ⎯ 70 85 mA Flash memory devices V CC = 5.0 V, Internal frequency : 24 MHz, At erasing Flash memory. ⎯ 75 90 mA Flash memory devices ICCS VCC = 5.0 V, Internal frequency : 24 MHz, In Sleep mode. ⎯ 25 35 mA ICTS VCC = 5.0 V, Internal frequency : 2 MHz, In Main Timer mode ⎯ 0.3 0.8 mA ICTSPLL6 VCC = 5.0 V, Internal frequency : 24 MHz, In PLL Timer mode, external frequency = 4 MHz ⎯ 47 m A I CCL VCC = 5.0 V Internal frequency : 8 kHz, In sub operation T A = +25°C ⎯ 70 140 µA ICCLS VCC = 5.0 V Internal frequency : 8 kHz, In sub sleep TA = +25°C ⎯ 20 50 µA ICCT VCC = 5.0 V Internal frequency : 8 kHz, In watch mode T A = +25°C ⎯ 10 35 µA ICCH VCC = 5.0 V, In Stop mode, TA = +25°C ⎯ 72 5 µA Input capacitance C IN Other than C, AVCC, AVSS, AVRH, AVRL, V CC, VSS ⎯⎯ 51 5 p F

1. AC Characteristics (1) Clock Timing (TA = −40 °C to +105 °C, VCC = 5.0 V ± 10%, fCP ≤ 24 MHz, VSS = AVSS = 0 V) * : When selecting the PLL clock, the range of clock frequ ency is limited. Use this product within the range as mentioned in “Relation between the external clock frequency and machine clock frequency”. Parameter Symbol Pin Value Unit Remarks Min Typ Max Clock frequency fC X0, X1 3 ⎯ 16 MHz When using an oscillation circuit X0, X1 3 ⎯ 24 MHz When using an external clock* fCL X0A, X1A — 32.768 100 kHz Clock cycle time tCYL X0, X1 62.5 ⎯ 333 ns When using an oscillation circuit X0, X1 41.67 ⎯ 333 ns When using an external clock tCYLL X0A, X1A 10 30.5 — µs Input clock pulse width PWH, PWL X0 10 ⎯⎯ ns Duty ratio is about 30% to 70%.PWHL, PWLL X0A 5 15.2 ⎯µ s Input clock rise and fall time t CR, tCF X0 ⎯⎯ 5 ns When using external clock Internal operating clock frequency (machine clock) fCP ⎯ 1.5 ⎯ 24 MHz When using main clock fCPL ⎯⎯ 8.192 50 kHz When using sub clock Internal operating clock cycle time (machine clock) tCP ⎯ 41.67 ⎯ 666 ns When using main clock tCPL ⎯ 20 122.1 ⎯µ s When using sub clock tCYL tCF tCR

0.8 VCC

0.2 VCC

Guaranteed PLL operation range Guaranteed operation range of MB90340E series * : When using a crystal oscillator or ceramic oscillato r, the maximum oscillation clock frequency is 16 MHz 5.5 3.5 1.5 4 Power supply voltage VCC (V) Guaranteed operation range Guaranteed PLL operation range 4.0 Guaranteed A/D Converter operation range Machine clock f CP (MHz) 4.0 3 4 12 24 Internal clock fCP (MHz) External clock fC (MHz) * x 4 x 3 x 2 x 1 x 1/2 (PLL off) Guaranteed oscillation frequency range 1.5 x 6

(2) Reset Standby Input (TA = −40 °C to +105 °C, VCC = 5.0 V ± 10%, fCP ≤ 24 MHz, VSS = AVSS = 0.0 V) * : The oscillation time of the oscillator is the time it takes for the amplitude of the oscillations to reach 90%. For crystal oscillators, this time is between several ms and several tens of ms, for ceramic oscillators the time is between several hundred µs and several ms, and for an external clock, the time is 0 ms. Parameter Symbol Pin Value Unit Remarks Min Max Reset input time tRSTL RST 500 ⎯ ns Under normal operation Oscillation time of oscillator* + 100 µs ⎯ ns In Stop mode, Sub Clock mode, Sub Sleep mode and Watch mode 100 ⎯µ s In Time Timer mode tRSTL 0.2 VCC 0.2 VCC 100 µs RST 90% of amplitude Instruction execution Oscillation stabilization waiting time Oscillation time of oscillator Internal operation clock Internal reset

• Under normal operation:
• In Stop mode, Sub Clock mode, Sub Sleep mode, Watch mode:

(3) Power On Reset (TA = −40 °C to +105 °C, VCC = 5.0 V ± 10%, fCP ≤ 24 MHz, VSS = AVSS = 0.0 V) (4) Clock Output Timing (TA = −40 °C to +105 °C, VCC = 5.0 V ± 10%, VSS = 0.0 V, fCP ≤ 24 MHz) Parameter Symbol Pin Condition Value Unit Remarks Min Max Power on rise time t R VCC 0.05 30 ms Power off time t OFF VCC 1 ⎯ ms Due to repetitive operation Parameter Symbol Pin Condition Value Unit Remarks Min Max Cycle time t CYC CLK ⎯ 62.5 ⎯ ns f CP = 16 MHz 41.76 ⎯ ns f CP = 24 MHz CLK ↑ → CLK ↓ tCHCL CLK ⎯ 20 ⎯ ns f CP = 16 MHz 13 ⎯ ns f CP = 24 MHz VCC VCC VSS 3 V tR tOFF 2.7 V 0.2 V 0.2 V0.2 V Holds RAM data If you change the power supply voltage too rapidly, a power on reset may occur. We recommend that you startup smoothly by restraining voltages when changing the power supply voltage during operation, as shown in the figure below. Perform while not using the PLL clock. However, if voltage drops are within 1 V/s, you can operate while using the PLL clock. We recommend a rise of 50 mV/ms maximum. CLK 2.4 V tCYC 2.4 V 0.8 V tCHCL

(5) Bus Timing (Read) (TA = −40 °C to +105 °C, VCC = 5.0 V ± 10%, VSS = 0.0 V, fCP ≤ 24 MHz) Parameter Sym- bol Pin Condition Value Unit RemarksMin Max ALE pulse width t LHLL ALE tCP/2 − 10 ⎯ ns Valid address → ALE ↓ time t AVLL ALE, A23 to A16, AD15 to AD00 tCP/2 − 20 ⎯ ns ALE ↓ → Address valid time t LLAX ALE, AD15 to AD00 t CP/2 − 15 ⎯ ns Valid address → RD ↓ time t AVRL A23 to A16, AD15 to AD00, RD tCP − 15 ⎯ ns Valid address → Valid data input tAVDV A23 to A16, AD15 to AD00 ⎯ 5 tCP/2 − 60 ns RD pulse width t RLRH RD 3 tCP/2 − 20 ⎯ ns RD ↓ → Valid data input t RLDV RD, AD15 to AD00 ⎯ 3 tCP/2 − 50 ns RD ↑ → Data hold time t RHDX RD, AD15 to AD00 0 ⎯ ns RD ↓ → ALE ↑ time t RHLH RD, ALE t CP/2 − 15 ⎯ ns RD ↑ → Address valid time t RHAX RD, A23 to A16 t CP/2 − 10 ⎯ ns Valid address → CLK ↑ time t AVCH A23 to A16, AD15 to AD00, CLK tCP/2 − 16 ⎯ ns RD ↓ → CLK ↑ time t RLCH RD, CLK t CP/2 − 15 ⎯ ns ALE ↓ → RD ↓ time t LLRL ALE, RD tCP/2 − 15 ⎯ ns A23 to A16 0.8 V 2.4 V2.4 V 0.8 V tRHAX AD15 to AD00 0.8 V 2.4 V 2.4 V 0.8 V Address VIL VIH VIH VIL Read data tRHDX tRLDV tAVDV CLK tAVCH 2.4 V tRLCH 2.4 V ALE 2.4 V tLHLL 2.4 V tRHLH 0.8 V tLLAX 2.4 V tAVLL RD tLLRL tRLRH 0.8 V 2.4 V tAVRL

(6) Bus Timing (Write) (TA = −40 °C to +105 °C, VCC = 5.0 V ± 10%, VSS = 0.0 V, fCP ≤ 24 MHz) Parameter Symbol Pin Condition Value Unit Remarks Min Max Valid address → WR ↓ time t AVWL A23 to A16, AD15 to AD00, WR tCP−15 ⎯ ns WR pulse width t WLWH WR 3 tCP/2 − 20 ⎯ ns Valid data output → WR ↑ time tDVWH AD15 to AD00, WR 3 tCP/2 − 20 ⎯ ns WR ↑ → Data hold time t WHDX AD15 to AD00, WR 15 ⎯ ns WR ↑ → Address valid time t WHAX A23 to A16, WR tCP/2 − 10 ⎯ ns WR ↑ → ALE ↑ time t WHLH WR, ALE t CP/2 − 15 ⎯ ns WR ↓ → CLK ↑ time t WLCH WR, CLK t CP/2 − 15 ⎯ ns CLK tWLCH 2.4 V ALE tWHLH 2.4 V WR (WRL, WRH) tWLWH 0.8 V 2.4 V tAVWL A23 to A16 0.8 V 2.4 V2.4 V 0.8 V tWHAX AD15 to AD00 2.4 V 0.8 V Address 0.8 V 2.4 V Write data tDVWH 0.8 V 2.4 V tWHDX

(7) Ready Input Timing (TA = −40 °C to +105 °C, VCC = 5.0 V ± 10%, VSS = 0.0 V, fCP ≤ 24 MHz) Note : If the RDY setup time is insufficient, use the auto-ready function. Parameter Sym- bol Pin Test Condition Rated Value Units Remarks Min Max RDY setup time t RYHS RDY 45 ⎯ ns f CP = 16 MHz 32 ⎯ ns f CP = 24 MHz RDY hold time t RYHH RDY 0 ⎯ ns CLK 2.4 V ALE RD/WR RDY When WAIT is not used. VIH VIH tRYHH RDY When WAIT is used. tRYHS VIL

(8) Hold Timing (TA = −40 °C to +105 °C, VCC = 5.0 V ± 10%, VSS = 0.0 V, fCP ≤ 24 MHz) Note : There is more than 1 cycle from when HRQ reads in until the HAK is changed. Parameter Symbol Pin Condition Value Units Remarks Min Max Pin floating → HAK ↓ time tXHAL HAK 30 t CP ns HAK ↑ time → Pin valid time tHAHV HAK tCP 2 tCP ns HAK Each pin Hi-Z tHAHVtXHAL 2.4 V 0.8 V 2.4 V 2.4 V 0.8 V 0.8 V

(9) UART0/1/2/3/4 (TA = −40 °C to +105 °C, VCC = 5.0 V ± 10%, VSS = 0.0 V, fCP ≤ 24 MHz) Notes : • AC characteristic CLK synchronized mode.

• CL is the value of the load capacitance applied to the pins during testing. Parameter Symbol Pin Condition Value Unit Remarks Min Max Serial clock cycle time t SCYC SCK0 to SCK4 Internal clock operation output pins are C L = 80 pF + 1 TTL 8 tCP ⎯ ns SCK ↓ → SOT delay time t SLOV SCK0 to SCK4, SOT0 to SOT4 −80 +80 ns Valid SIN → SCK ↑ tIVSH SCK0 to SCK4, SIN0 to SIN4 100 ⎯ ns SCK ↑ → Valid SIN hold time t SHIX SCK0 to SCK4, SIN0 to SIN4 60 ⎯ ns Serial clock “H” pulse width t SHSL SCK0 to SCK4 External clock operation output pins are C L = 80 pF + 1 TTL 4 tCP ⎯ ns Serial clock “L” pulse width t SLSH SCK0 to SCK4 4 t CP ⎯ ns SCK ↓ → SOT delay time t SLOV SCK0 to SCK4, SOT0 to SOT4 ⎯ 150 ns Valid SIN → SCK ↑ tIVSH SCK0 to SCK4, SIN0 to SIN4 60 ⎯ ns SCK ↑ → Valid SIN hold time t SHIX SCK0 to SCK4, SIN0 to SIN4 60 ⎯ ns Internal Shift Clock Mode SCK 2.4 V tSCYC 0.8 V SOT 0.8 V 2.4 V 0.8 V tSLOV SIN VIL VIH tIVSH VIL VIH tSHIX

(10) Trigger Input Timing (TA = −40 °C to +105 °C, VCC = 5.0 V ± 10%, fCP ≤ 24 MHz, VSS = 0.0 V) Parameter Symbol Pin Condition Value Unit Remarks Min Max Input pulse width tTRGH tTRGL INT0 to INT15, INT0R to INT15R, ADTG ⎯ 5 tCP ⎯ ns External Shift Clock Mode SCK VIH tSLSH VIL SOT 0.8 V 2.4 V tSLOV SIN VIL VIH tIVSH VIL VIH tSHIX VIH VIL tSHSL VIL VIH tTRGH VIL VIH tTRGL INT0 to INT15, INT0R to INT15R, ADTG

(11) Timer Related Resource Input Timing (TA = −40 °C to +105 °C, VCC = 5.0 V ± 10%, fCP ≤ 24 MHz, VSS = 0 V) (12) Timer Related Resource Output Timing (TA = –40°C to +105°C, VCC = 5.0 V ± 10%, fCP ≤ 24 MHz, VSS = 0.0 V) Parameter Symbol Pin Condition Value Unit Remarks Min Max Input pulse width tTIWH TIN0 to TIN3, IN0 to IN7 ⎯ 4 tCP ⎯ ns tTIWL Parameter Symbol Pin Condition Value Unit Remarks Min Max CLK ↑ → TOUT change time t TO TOT0 to TOT3, PPG0 to PPGF ⎯ 30 ⎯ ns VIL VIH tTIWH VIL VIH tTIWL TIN0 to TIN3, IN0 to IN7 CLK 2.4 V 0.8 V 2.4 V tTO TOT0 to TOT3, PPG0 to PPGF

(13) I2C Timing (TA = –40°C to +105°C, VCC = 5.0 V ± 10%, VSS = 0.0 V) *1: For use at over 100 kHz, set the machine clock to at least 6 MHz. *2: R,C: Pull-up resistor and load capacitor of the SCL and SDA lines. *3: The maximum t HDDAT meets the requirement that it does not extend the “L” width (tLOW) of the SCL signal. *4: A Fast-mode I 2C-bus device can be used in a Standard-mode I2C-bus system, but the requirement tSUDAT ≥ 250 ns must then be met. Parameter Symbol Condition Standard-mode Fast-mode*1 Unit Min Max Min Max SCL clock frequency f SCL R = 1.7 kΩ, C = 50 pF*2 0 100 0 400 kHz Hold time (repeated) START condition SDA↓ → SCL ↓ tHDSTA 4.0 ⎯ 0.6 ⎯µ s “L” width of the SCL clock t LOW 4.7 ⎯ 1.3 ⎯µ s “H” width of the SCL clock t HIGH 4.0 ⎯ 0.6 ⎯µ s Set-up time (repeated) START condition SCL ↑ → SDA ↓ tSUSTA 4.7 ⎯ 0.6 ⎯µ s Data hold time SCL ↓ → SDA ↓ ↑ tHDDAT 0 3.45* 3 00 . 9 * 4 µs Data set-up time SDA ↓ ↑ → SCL ↑ tSUDAT 250 ⎯ 100 ⎯ ns Set-up time for STOP condition SCL ↑ → SDA ↑ tSUSTO 4.0 ⎯ 0.6 ⎯µ s Bus free time between a STOP and START condition tBUS 4.7 ⎯ 1.3 ⎯µ s SDA SCL tLOW tSUDAT tHDSTA tBUS tHDSTA tHDDAT tHIGH tSUSTA tSUSTO

1. A/D Converter (TA = −40 °C to +105 °C, 3.0 V ≤ AVRH − AVRL, VCC = AVCC = 5.0 V ± 10%, fCP ≤ 24 MHz, VSS = AVSS = 0 V) *: If the A/D convertor is not operating, a current when CPU is stopped is applicable (VCC = AVCC = AVRH = 5.0 V) . Note: The accuracy gets worse as |AVRH − AVRL| becomes smaller. Parameter Symbol Pin Value Unit Remarks Min Typ Max Resolution ⎯⎯ ⎯ ⎯ 10 bit Total error ⎯⎯ ⎯ ⎯ ± 3.0 LSB Nonlinearity error ⎯⎯ ⎯ ⎯ ± 2.5 LSB Differential nonlinearity error ⎯⎯ ⎯ ⎯ ± 1.9 LSB Zero reading voltage VOT AN0 to AN23 AVRL − 1.5 AVRL + 0.5 AVRL + 2.5 LSB Full scale reading voltage VFST AN0 to AN23 AVRH − 3.5 AVRH − 1.5 AVRH + 0.5 LSB Compare time ⎯⎯ 1.0 ⎯ 16500 µs 4.5 V ≤ AVCC ≤ 5.5 V 2.0 4.0 V ≤ AVCC < 4.5 V Sampling time ⎯⎯ 0.5 ⎯ ∞ µs 4.5 V ≤ AVCC ≤ 5.5 V 1.2 4.0 V ≤ AVCC < 4.5 V Analog port input current IAIN AN0 to AN23 −0.3 ⎯+ 0.3 µA Analog input voltage range VAIN AN0 to AN23 AVRL ⎯ AVRH V Reference voltage range ⎯ AVRH AVRL + 2.7 ⎯ AVCC V ⎯ AVRL 0 ⎯ AVRH − 2.7 V Power supply current IA AVCC ⎯ 3.5 7.5 mA IAH AVCC ⎯⎯ 5 µA* Reference voltage current IR AVRH ⎯ 600 900 µA IRH AVRH ⎯⎯ 5 µA* Offset between input channels ⎯ AN0 to AN23 ⎯⎯ 4L S B

1. Definition of A/D Converter Terms (Continued) Resolution : Analog variation that is recognized by the A/D converter. Non linearity error : The deviation between the actual conversion characteristics and a line that joins the zero-transition line ( “00 0000 0000” ← → “00 0000 0001” ) to the full-scale transition line ( “11 1111 1110” ← → “11 1111 1111” ) . Differential linearity error : Deviation of input voltage, which is require d for changing output code by 1 LSB, from an ideal value. Total error : Difference between the actual value a nd the ideal value. The total error includes zero transition error, full-scale transition error, and linear error. 3FFH 3FEH 3FDH 004H 003H 002H 001H AVRL AVRH VNT

1.5 LSB

0.5 LSB

{1 LSB × (N − 1) + 0.5 LSB} Actual conversion characteristics (Actually-measured value) Actual conversion characteristics Ideal characteristics Digital output Analog input Total error Total error of digital output “N” = VNT − {1 LSB × (N − 1) + 0.5 LSB}

1 LSB [LSB]

1 LSB (Ideal value) = AVRH − AVRL

1024 [V] VOT (Ideal value) = AVRL + 0.5 LSB [V] VFST (Ideal value) = AVRH − 1.5 LSB [V] VNT : A voltage at which the digital output transitions from (N − 1) to N. N : Value of the digital output from the A/D converter

(Continued) 3FFH 3FEH 3FDH 004H 003H 002H 001H AVRL AVRH AVRL AVRH N + 1H NH N − 1H N − 2H VOT (actual measurement value) {1 LSB × (N − 1) + VOT } Actual conversion characteristics VFST (actual measurement value) VNT (actual measurement value) Actual conversion characteristics Ideal characteristics Actual conversion characteristics Actual conversion characteristics Ideal characteristics Digital output Digital output Analog inputAnalog input VNT (actual measurement value) V (N + 1) T (actual measurement value) Non linearity error Differential linearity error Non linearity error of digital output N = VNT − {1 LSB × (N − 1) + VOT} Differential linearity error of digital output N = V (N+1) T − VNT

1 LSB −1 LSB [LSB]

VFST − VOT 1022 [V]1 LSB = N : Value of the digital output from the A/D converter VOT : Voltage at which digital output transits from “000H” to “001H.” VFST : Voltage at which digital output transits from “3FEH” to “3FFH.”

1. Notes on A/D Converter Section Use the device with external circuits of the following output impedance for analog inputs : Recommended output impedance of external circuits are : Approx. 1.5 kΩ or lower (4.0 V ≤ AVCC ≤ 5.5 V, sampling period = 0.5 µs) If an external capacitor is used, in consideration of the capacitive voltage dividing effect between the external capacitor and the internal on-chip capacitor, it is re commended that the capacitance of the external capacitor be several thousand times greater than the capacitance of the internal capacitor. If the output impedance of the external circuit is too high, a sampling period for an analog voltage may be insufficient. 8. Flash Memory Program/Erase Characteristics * : This value was converted from the results of evaluating the reliability of the technology (using Arrhenius equation to translate high temperature measurements into normalized value at +85 °C) . Parameter Conditions Value Unit Remarks Min Typ Max Sector erase time TA = +25 °C VCC = 5.0 V ⎯ 11 5 s Excludes programming prior to erasure Chip erase time ⎯ 9 ⎯ s Excludes programming prior to erasure Word (16-bit width) programming time ⎯ 16 3600 µs Except for the over head time of the system Program/Erase cycle ⎯ 10000 ⎯⎯ cycle Flash Data Retention Time Average TA = +85 °C 20 ⎯⎯ year * C Comparator Analog input R 4.5 V ≤ AVCC ≤ 5.5 V : R := 2.52 kΩ, C := 10.7 pF 4.0 V ≤ AVCC < 4.5 V : R := 13.6 kΩ, C := 10.7 pF  Analog input circuit model Note : Use the values in the figure only as a guideline.

■ EXAMPLE CHARACTERISTICS  MB90F346E, MB90F346ES, MB90F346CE, MB90F346CES ICC − VCC ICCL − VCC TA = +25 °C, external clock operation f = Internal operation frequency TA = +25 °C, external clock operation f = Internal operation frequency ICCS − VCC ICCLS − VCC TA = +25 °C, external clock operation f = Internal operation frequency TA = +25 °C, external clock operation f = Internal operation frequency ICTS − VCC ICCT − VCC TA = +25 °C, external clock operation f = Internal operation frequency TA = +25 °C, external clock operation f = Internal operation frequency ICTSPLL6 − VCC ICCH − VCC TA = +25 °C, external clock operation f = Internal operation frequency T A = +25 °C, stopped ICC (mA) VCC (V) f = 20 MHz f = 16 MHz f = 12 MHz f = 10 MHz f = 8 MHz f = 4 MHz f = 2 MHz ICCL ( A) 100 VCC (V) f = 8 kHz ICCS (mA) VCC (V) f = 20 MHz f = 16 MHz f = 12 MHz f = 10 MHz f = 8 MHz f = 4 MHz f = 2 MHz ICCLS ( A) VCC (V) f = 8 kHz ICTS ( A) 400 150 100 VCC (V) 200 300 f = 2 MHz 350 250 ICCT ( A) VCC (V) f = 8 kHz ICTSPLL6 (mA) VCC (V) f = 24 MHz ICCH ( A) VCC (V)

 MB90F347E, MB90F347ES, MB90F347CE, MB90F347CES ICC − VCC ICCL − VCC TA = +25 °C, external clock operation f = Internal operation frequency TA = +25 °C, external clock operation f = Internal operation frequency ICCS − VCC ICCLS − VCC TA = +25 °C, external clock operation f = Internal operation frequency TA = +25 °C, external clock operation f = Internal operation frequency ICTS − VCC ICCT − VCC TA = +25 °C, external clock operation f = Internal operation frequency TA = +25 °C, external clock operation f = Internal operation frequency ICTSPLL6 − VCC ICCH − VCC TA = +25 °C, external clock operation f = Internal operation frequency T A = +25 °C, stopped ICC (mA) VCC (V) f = 20 MHz f = 16 MHz f = 12 MHz f = 10 MHz f = 8 MHz f = 4 MHz f = 2 MHz ICCL ( A) 100 VCC (V) f = 8 kHz ICCS (mA) VCC (V) f = 20 MHz f = 16 MHz f = 12 MHz f = 10 MHz f = 8 MHz f = 4 MHz f = 2 MHz ICCLS ( A) VCC (V) f = 8 kHz ICTS ( A) 400 150 100 VCC (V) 200 300 f = 2 MHz 350 250 ICCT ( A) VCC (V) f = 8 kHz ICTSPLL6 (mA) VCC (V) f = 24 MHz ICCH ( A) VCC (V)

 MB90F349E, MB90F349ES, MB90F349CE, MB90F349CES ICC − VCC ICCL − VCC TA = +25 °C, external clock operation f = Internal operation frequency TA = +25 °C, external clock operation f = Internal operation frequency ICCS − VCC ICCLS − VCC TA = +25 °C, external clock operation f = Internal operation frequency TA = +25 °C, external clock operation f = Internal operation frequency ICTS − VCC ICCT − VCC TA = +25 °C, external clock operation f = Internal operation frequency TA = +25 °C, external clock operation f = Internal operation frequency ICTSPLL6 − VCC ICCH − VCC TA = +25 °C, external clock operation f = Internal operation frequency T A = +25 °C, stopped ICC (mA) VCC (V) f = 20 MHz f = 16 MHz f = 12 MHz f = 10 MHz f = 8 MHz f = 4 MHz f = 2 MHz ICCL (µA) 100 VCC (V) f = 8 kHz ICCS (mA) VCC (V) f = 24 MHz f = 20 MHz f = 16 MHz f = 12 MHz f = 10 MHz f = 8 MHz f = 4 MHz f = 2 MHz ICCLS (µA) VCC (V) f = 8 kHz ICTS (µA) 400 150 100 VCC (V) 200 300 f = 2 MHz 350 250 ICCT (µA) VCC (V) f = 8 kHz ICTSPLL6 (mA) VCC (V) f = 24 MHz ICCH (µA) VCC (V)

 MB90F342E, MB90F342ES, MB90F342CE, MB90F342CES ICC − VCC ICCL − VCC TA = +25 °C, external clock operation f = Internal operation frequency TA = +25 °C, external clock operation f = Internal operation frequency ICCS − VCC ICCLS − VCC TA = +25 °C, external clock operation f = Internal operation frequency TA = +25 °C, external clock operation f = Internal operation frequency ICTS − VCC ICCT − VCC TA = +25 °C, external clock operation f = Internal operation frequency TA = +25 °C, external clock operation f = Internal operation frequency ICTSPLL6 − VCC ICCH − VCC TA = +25 °C, external clock operation f = Internal operation frequency T A = +25 °C, stopped ICC (mA) VCC (V) f = 20 MHz f = 16 MHz f = 12 MHz f = 10 MHz f = 8 MHz f = 4 MHz f = 2 MHz ICCL (µA) 100 VCC (V) f = 8 kHz ICCS (mA) VCC (V) f = 24 MHz f = 20 MHz f = 16 MHz f = 12 MHz f = 10 MHz f = 8 MHz f = 4 MHz f = 2 MHz ICCLS (µA) VCC (V) f = 8 kHz ICTS (µA) 400 150 100 VCC (V) 200 300 f = 2 MHz 350 250 ICCT (µA) VCC (V) f = 8 kHz ICTSPLL6 (mA) VCC (V) f = 24 MHz ICCH (µA) VCC (V)

 MB90F345E, MB90F345ES, MB90F345CE, MB90F345CES ICC − VCC ICCL − VCC TA = +25 °C, external clock operation f = Internal operation frequency TA = +25 °C, external clock operation f = Internal operation frequency ICCS − VCC ICCLS − VCC TA = +25 °C, external clock operation f = Internal operation frequency TA = +25 °C, external clock operation f = Internal operation frequency ICTS − VCC ICCT − VCC TA = +25 °C, external clock operation f = Internal operation frequency TA = +25 °C, external clock operation f = Internal operation frequency ICTSPLL6 − VCC ICCH − VCC TA = +25 °C, external clock operation f = Internal operation frequency T A = +25 °C, stopped ICC (mA) VCC (V) f = 20 MHz f = 16 MHz f = 12 MHz f = 10 MHz f = 8 MHz f = 4 MHz f = 2 MHz ICCL ( A) 100 VCC (V) f = 8 kHz ICCS (mA) VCC (V) f = 20 MHz f = 16 MHz f = 12 MHz f = 10 MHz f = 8 MHz f = 4 MHz f = 2 MHz ICCLS ( A) VCC (V) f = 8 kHz ICTS ( A) 400 150 100 VCC (V) 200 300 f = 2 MHz 350 250 ICCT ( A) VCC (V) f = 8 kHz ICTSPLL6 (mA) VCC (V) f = 24 MHz ICCH ( A) VCC (V)

 MB90346E, MB90346ES, MB90346CE, MB90346CES ICC − VCC ICCL − VCC TA = +25 °C, external clock operation f = Internal operation frequency TA = +25 °C, external clock operation f = Internal operation frequency ICCS − VCC ICCLS − VCC TA = +25 °C, external clock operation f = Internal operation frequency TA = +25 °C, external clock operation f = Internal operation frequency ICTS − VCC ICCT − VCC TA = +25 °C, external clock operation f = Internal operation frequency TA = +25 °C, external clock operation f = Internal operation frequency ICTSPLL6 − VCC ICCH − VCC TA = +25 °C, external clock operation f = Internal operation frequency T A = +25 °C, stopped ICC (mA) VCC (V) f = 20 MHz f = 16 MHz f = 12 MHz f = 10 MHz f = 8 MHz f = 4 MHz f = 2 MHz ICCL (µA) 100 VCC (V) ICCS (mA) VCC (V) f = 20 MHz f = 16 MHz f = 12 MHz f = 10 MHz f = 8 MHz f = 4 MHz f = 2 MHz ICCLS (µA) VCC (V) f = 8 kHz ICTS (µA) 400 150 100 VCC (V) 200 300 f = 2 MHz 350 250 ICCT (µA) VCC (V) f = 8 kHz ICTSPLL6 (mA) VCC (V) f = 24 MHz ICCH (µA) VCC (V)

 MB90347E, MB90347ES, MB90347CE, MB90347CES ICC − VCC ICCL − VCC TA = +25 °C, external clock operation f = Internal operation frequency TA = +25 °C, external clock operation f = Internal operation frequency ICCS − VCC ICCLS − VCC TA = +25 °C, external clock operation f = Internal operation frequency TA = +25 °C, external clock operation f = Internal operation frequency ICTS − VCC ICCT − VCC TA = +25 °C, external clock operation f = Internal operation frequency TA = +25 °C, external clock operation f = Internal operation frequency ICTSPLL6 − VCC ICCH − VCC TA = +25 °C, external clock operation f = Internal operation frequency T A = +25 °C, stopped ICC (mA) VCC (V) f = 20 MHz f = 16 MHz f = 12 MHz f = 10 MHz f = 8 MHz f = 4 MHz f = 2 MHz ICCL (µA) 100 VCC (V) ICCS (mA) VCC (V) f = 20 MHz f = 16 MHz f = 12 MHz f = 10 MHz f = 8 MHz f = 4 MHz f = 2 MHz ICCLS (µA) VCC (V) f = 8 kHz ICTS (µA) 400 150 100 VCC (V) 200 300 f = 2 MHz 350 250 ICCT (µA) VCC (V) f = 8 kHz ICTSPLL6 (mA) VCC (V) f = 24 MHz ICCH (µA) VCC (V)

 I/O characteristics (VCC−VOH) − IOH VOL − IOL TA = +25 °C, VCC = 4.5 V T A = +25 °C, VCC = 4.5 V Automotive VIN − VCC CMOS VIN − VCC TA = +25 °C Other than UART-SIN pin and I2C pin TA = +25 °C TTL VIN − VCC CMOS VIN − VCC TA = +25 °C UART-SIN pin, I2C pin TA = +25 °C VCC VOH (mV) 800 300 100 200 IOH (mA) 400 500 600 024 7 1 0 700 13 6 58 9 VOL (mV) 1000 300 100 200 IOL (mA) 400 500 600 900 700 800 024 7 1 013 6 58 9 VIN (V) 5.0 1.5 0.5 1.0 VCC (V) 0.0 2.0 3.0 3.5 2.5 4.0

4.5 VIHA

VIN (V) 5.0 2.5 1.5 2.0 VCC (V) 0.0 3.0 4.0 4.5 3.5 1.0 0.5 VIHS VILS VIN (V) 2.5 0.8 0.3 0.5 VCC (V) 0.0 1.0 2.0 2.3 1.5 1.3 1.8 VIHT VILT VIN (V) 5.0 2.5 0.5 1.0 VCC (V) 0.0 3.0 4.0 4.5 3.5 1.5 2.0 VIHS VILS

■ ORDERING INFORMATION (Continued) Part number Package Remarks MB90F342EPF 100-pin plastic QFP (FPT-100P-M06) MB90F342ESPF MB90F342CEPF MB90F342CESPF MB90F342EPFV 100-pin plastic LQFP (FPT-100P-M05) MB90F342ESPFV MB90F342CEPFV MB90F342CESPFV MB90F343EPF 100-pin plastic QFP (FPT-100P-M06) MB90F343ESPF MB90F343CEPF MB90F343CESPF MB90F343EPFV 100-pin plastic LQFP (FPT-100P-M05) MB90F343ESPFV MB90F343CEPFV MB90F343CESPFV MB90F345EPF 100-pin plastic QFP (FPT-100P-M06) MB90F345ESPF MB90F345CEPF MB90F345CESPF MB90F345EPFV 100-pin plastic LQFP (FPT-100P-M05) MB90F345ESPFV MB90F345CEPFV MB90F345CESPFV MB90F346EPF 100-pin plastic QFP (FPT-100P-M06) MB90F346ESPF MB90F346CEPF MB90F346CESPF MB90F346EPFV 100-pin plastic LQFP (FPT-100P-M05) MB90F346ESPFV MB90F346CEPFV MB90F346CESPFV

(Continued) Part number Package Remarks MB90F347EPF 100-pin plastic QFP (FPT-100P-M06) MB90F347ESPF MB90F347CEPF MB90F347CESPF MB90F347EPFV 100-pin plastic LQFP (FPT-100P-M05) MB90F347ESPFV MB90F347CEPFV MB90F347CESPFV MB90F349EPF 100-pin plastic QFP (FPT-100P-M06) MB90F349ESPF MB90F349CEPF MB90F349CESPF MB90F349EPFV 100-pin plastic LQFP (FPT-100P-M05) MB90F349ESPFV MB90F349CEPFV MB90F349CESPFV MB90341EPF 100-pin plastic QFP (FPT-100P-M06) MB90341ESPF MB90341CEPF MB90341CESPF MB90341EPFV 100-pin plastic LQFP (FPT-100P-M05) MB90341ESPFV MB90341CEPFV MB90341CESPFV MB90342EPF 100-pin plastic QFP (FPT-100P-M06) MB90342ESPF MB90342CEPF MB90342CESPF MB90342EPFV 100-pin plastic LQFP (FPT-100P-M05) MB90342ESPFV MB90342CEPFV MB90342CESPFV

(Continued) Part number Package Remarks MB90346EPF 100-pin plastic QFP (FPT-100P-M06) MB90346ESPF MB90346CEPF MB90346CESPF MB90346EPFV 100-pin plastic LQFP (FPT-100P-M05) MB90346ESPFV MB90346CEPFV MB90346CESPFV MB90347EPF 100-pin plastic QFP (FPT-100P-M06) MB90347ESPF MB90347CEPF MB90347CESPF MB90347EPFV 100-pin plastic LQFP (FPT-100P-M05) MB90347ESPFV MB90347CEPFV MB90347CESPFV MB90348EPF 100-pin plastic QFP (FPT-100P-M06) MB90348ESPF MB90348CEPF MB90348CESPF MB90348EPFV 100-pin plastic LQFP (FPT-100P-M05) MB90348ESPFV MB90348CEPFV MB90348CESPFV MB90349EPF 100-pin plastic QFP (FPT-100P-M06) MB90349ESPF MB90349CEPF MB90349CESPF MB90349EPFV 100-pin plastic LQFP (FPT-100P-M05) MB90349ESPFV MB90349CEPFV MB90349CESPFV MB90V340E-101 299-pin Ceramic PGA (PGA-299C-A01) For evaluation MB90V340E-102

■ PACKAGE DIMENSIONS Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html (Continued) 100-pin plastic QFP Le ad pitch 0.65 mm Package width × package length 14.00 × 20.00 mm Lead shape G ullwing Sealing method Pl astic mold Mounting height 3.35 mm MAX Code (Reference) P-QFP100-14×20-0.65 100-pin plastic QFP (FPT -100P-M06) (FPT-100P-M06) C 2002 FUJITSU LIMITED F100008S-c-5-5 1 30 5180 100 14.00±0.20 (.551±.008) 17.90±0.40 (.705±.016) INDEX (.013±.002) M0.13(.005) "A" 0.17±0.06 (.007±.002) 0.10(.004) Details of "A" part (.035±.006) 0.88±0.15 (.031±.008) 0.80±0.20 0.25(.010)3.00 +0.35 –0.20 +.014 –.008 .118 (Mounting height) 0.25±0.20 (.010±.008) (Stand off) 0~8˚ Dimensions in mm (inches). Note: The values in parentheses are reference values. Note 1) * : These dimensions do not include resin protrusion. Note 2) Pins width and pins thickness include plating thickness. Note 3) Pins width do not include tie bar cutting remainder.

(Continued) Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html 100-pin plastic LQFP Le ad pitch 0.50 mm Package width × package length 14.0 × 14.0 mm Lead shape G ullwing Sealing method Pl astic mold Mounting height 1.70 mm MAX Weight 0.65g Code (Reference) P-LFQFP100-14×14-0.50 100-pin plastic LQFP (FPT -100P-M05) (FPT-100P-M05) C 2003 FUJITSU LIMITED F100007S-c-4-6 12 5 76 50 100 (.008±.002) (.0057±.0022) 0.08(.003) "A" INDEX .059 –.004 +.008 –0.10 +0.20 1.50 (Mounting height) 0˚~8˚ 0.50±0.20 (.020±.008) 0.60±0.15 (.024±.006) 0.25(.010) 0.10±0.10 (.004±.004) Details of "A" part (Stand off) Dimensions in mm (inches). Note: The values in parentheses are reference values. Note 1) * : These dimensions do not include resin protrusion. Note 2) Pins width and pins thickness include plating thickness. Note 3) Pins width do not include tie bar cutting remainder.

The information for microcontroller supports is shown in the following homepage. http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html FUJITSU LIMITED All Rights Reserved. The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering. The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information. Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any ot her right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party’s intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein. The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon syst em), or (2) for use requiring extremely high reliability (i.e., su bmersible repeater and artificial satellite). Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design m easures into your facility and equipment such as redundancy, fi re protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan. Edited Business Promotion Dept.