MAC15MG

MAC15M ONSEMI | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 6

Technical content

Features

• Blocking V oltage to 800 V olts
• On-State Current Rating of 15 Amperes RMS at 80°C
• Uniform Gate Trigger Currents in Three Modes
• High Immunity to dv/dt − 250 V//C0109s minimum at 125°C
• Minimizes Snubber Networks for Protection
• Industry Standard TO-220AB Package
• High Commutating di/dt − 9.0 A/ms minimum at 125°C
• Operational in Three Quadrants, Q1, Q2, and Q3
• Pb−Free Packages are Available* MAXIMUM RATINGS (TJ = 25°C unless otherwise noted) Rating Symbol Value Unit Peak Repetitive Off−State Voltage (Note 1) (−40 to 125 °C, Sine Wave, 50 to 60 Hz, Gate Open) MAC15M MAC15N VDRM, VRRM 600 800 V On−State RMS Current (Full Cycle Sine Wave, 60 Hz, T C = 80°C) IT(RMS) 15 A Peak Non-repetitive Surge Current (One Full Cycle Sine Wave, 60 Hz, T J = 125°C) ITSM 150 A Circuit Fusing Consideration (t = 8.3 ms) I2t 93 A2s Peak Gate Power (Pulse Width ≤ 1.0 /C0109s, TC = 80°C) PGM 20 W Average Gate Power (t = 8.3 ms, TC = 80°C) PG(AV) 0.5 W Operating Junction Temperature Range TJ −40 to +125 °C Storage Temperature Range Tstg −40 to +150 °C Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected. 1. V DRM and VRRM for all types can be applied on a continuous basis. Blocking voltages shall not be tested with a constant current source such that the voltage ratings of the devices are exceeded. *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. TRIACS

15 AMPERES RMS

TO−220AB CASE 221A−09 STYLE 4 http://onsemi.com MAC15xG AYWW MARKING DIAGRAM x = M or N A = Assembly Location Y = Year WW = Work Week G = Pb−Free Package 2 3 Device Package Shipping

ORDERING INFORMATION

MAC15M TO−220AB 50 Units / Rail MAC15N TO−220AB 50 Units / Rail MAC15MG TO−220AB (Pb−Free)

50 Units / Rail

MAC15NG TO−220AB (Pb−Free) G MT2 PIN ASSIGNMENT

3 Gate

4 Main Terminal 2

Preferred devices are recommended choices for future use and best overall value.

MAC15M, MAC15N http://onsemi.com THERMAL CHARACTERISTICS Characteristic Symbol Value Unit Thermal Resistance, Junction−to−Case Thermal ResistanceJunction−to−Ambient R/C0113JC R/C0113JA 2.0 62.5 °C/W Maximum Lead Temperature for Soldering Purposes 1/8″ from Case for 10 Seconds TL 260 °C ELECTRICAL CHARACTERISTICS (TJ = 25°C unless otherwise noted; Electricals apply in both directions) Characteristic Symbol Min Typ Max Unit OFF CHARACTERISTICS Peak Repetitive Blocking Current D = Rated VDRM, VRRM; Gate Open) T J = 25°C TJ = 125°C IDRM, IRRM − 0.01 2.0 mA ON CHARACTERISTICS Peak On-State Voltage (Note 2) (ITM = ± 21 A Peak) VTM − 1.2 1.6 V Gate Trigger Current (Continuous DC) (VD = 12 V, RL = 100 /C0087) MT2(+), G(+) MT2(+), G(−) MT2(−), G(−) IGT 5.0 5.0 5.0 mA Hold Current (VD = 12 Vdc, Gate Open, Initiating Current = ±150 mA) IH − 20 40 mA Latching Current (VD = 24 V, IG = 35 mA) MT2(+), G(+) MT2(+), G(−) MT2(−), G(−) IL mA Gate Trigger Voltage (VD = 12 V, RL = 100 /C0087) MT2(+), G(+) MT2(+), G(−) MT2(−), G(−) VGT 0.5 0.5 0.5 0.75 0.72 0.82 1.5 1.5 1.5 V DYNAMIC CHARACTERISTICS Rate of Change of Commutating Current; See Figure 10. (VD = 400 V, ITM = 6.0 A, Commutating dv/dt = 24 V//C0109s, C L = 10 /C0109F Gate Open, TJ = 125°C, f = 250 Hz, No Snubber) L L = 40 mH (di/dt)c 9.0 − − A/ms Critical Rate of Rise of Off-State Voltage (VD = Rated VDRM, Exponential Waveform, Gate Open, TJ = 125°C) dv/dt 250 − − V//C0109s 2. Pulse Test: Pulse Width ≤ 2.0 ms, Duty Cycle ≤ 2%.

MAC15M, MAC15N http://onsemi.com + Current + Voltage VTM IH Symbol Parameter VDRM Peak Repetitive Forward Off State Voltage IDRM Peak Forward Blocking Current VRRM Peak Repetitive Reverse Off State Voltage IRRM Peak Reverse Blocking Current Voltage Current Characteristic of Triacs (Bidirectional Device) IDRM at VDRM on state off state IRRM at VRRM Quadrant 1 MainTerminal 2 + Quadrant 3 MainTerminal 2 − VTM IH VTM Maximum On State Voltage IH Holding Current MT1 (+) IGT GATE (+) MT2 REF MT1 (−) IGT GATE (+) MT2 REF MT1 (+) IGT GATE (−) MT2 REF MT1 (−) IGT GATE (−) MT2 REF MT2 NEGATIVE (Negative Half Cycle) MT2 POSITIVE (Positive Half Cycle) Quadrant III Quadrant IV Quadrant II Quadrant I Quadrant Definitions for a Triac IGT − + IGT All polarities are referenced to MT1. With in−phase signals (using standard AC lines) quadrants I and III are used.

Figure 6. Typical Holding Current versus Junction Figure 7. Gate Trigger Voltage versus Junction Figure 8. Critical Rate of Rise of Off−State Voltage Figure 9. Critical Rate of Rise of Figure 10. Simplified Test Circuit to Measure the Critical Rate of Rise of Commutating Current (di/dt)c

200 VRMS

Note: Component values are for verification of rated (di/dt) c. See AN1048 for additional information.

MAC15M, MAC15N http://onsemi.com PACKAGE DIMENSIONS NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED. STYLE 4: PIN 1. MAIN TERMINAL 1 2. MAIN TERMINAL 2 3. GATE 4. MAIN TERMINAL 2 DIM MIN MAX MIN MAX MILLIMETERSINCHES A 0.570 0.620 14.48 15.75 B 0.380 0.405 9.66 10.28 C 0.160 0.190 4.07 4.82 D 0.025 0.035 0.64 0.88 F 0.142 0.147 3.61 3.73 G 0.095 0.105 2.42 2.66 H 0.110 0.155 2.80 3.93 J 0.018 0.025 0.46 0.64 K 0.500 0.562 12.70 14.27 L 0.045 0.060 1.15 1.52 N 0.190 0.210 4.83 5.33 Q 0.100 0.120 2.54 3.04 R 0.080 0.110 2.04 2.79 S 0.045 0.055 1.15 1.39 T 0.235 0.255 5.97 6.47 U 0.000 0.050 0.00 1.27 B Q H Z L V G N A K F 12 3 D SEATING PLANE−T− C ST U R J TO−220AB CASE 221A−09 ISSUE AA ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, direct ly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION N. American Technical Support: 800−282−9855 Toll Free USA/Canada Japan: ON Semiconductor, Japan Customer Focus Center 2−9−1 Kamimeguro, Meguro−ku, Tokyo, Japan 153−0051 Phone: 81−3−5773−3850 MAC15M/D LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082−1312 USA Phone: 480−829−7710 or 800−344−3860 Toll Free USA/Canada Fax: 480−829−7709 or 800−344−3867 Toll Free USA/Canada Email: orderlit@onsemi.com ON Semiconductor Website: http://onsemi.com Order Literature: http://www.onsemi.com/litorder For additional information, please contact your local Sales Representative.