M74HC126_V01 STM | Alldatasheet

Document overview

  • Manufacturer or author: Provided By alldatasheet.com(free datasheet download site)
  • PDF pages: 14

Technical content

Datasheet sections

  • 1 Pin information
  • 2 Functional description
  • 3 Electrical characteristics
  • 4 Package information
  • 4.1 SO14 package information
  • 4.2 TSSOP14 package information
  • 5 Ordering information
  • 6 Revision history

Features

  • High-speed: tPD = 8 ns (typ.) at VCC = 6 V
  • Low power dissipation: ICC = 4 μA (max.) at TA = 25 °C
  • High noise immunity: VNIH = VNIL = 28 % VCC (min)
  • Symmetrical output impedance: |IOH| = IOL = 6 mA (min.)
  • Balanced propagation delays: tPLH ≅ tPHL
  • Wide operating voltage range: VCC (opr) = 2 V to 6 V
  • Pin and function compatible with 74 series 126
  • ESD performance –C D M : 1 k V –H B M : 2 k V – MM: 200 V

Description

The M74HC126 is a high-speed CMOS quad buffer (3-state) fabricated with silicon gate C 2MOS technology. The device requires the 3-state control input, G, to be set high to place the output into high impedance state. All inputs are equipped with protection circuits against static discharge and transient excess voltage. SO14 TSSOP14 Table 1. Device summary

  1. Qualification and characterization acco rding to AEC Q100 and Q003 or equivalent, advanced screening according to AEC

Q001 and Q002 or equivalent.

1 Pin information

Figure 1. Pin connection and IED logic symbols Table 2. Pin description

7 GND Ground (0 V)

14 V CC Positive supply voltage

2 Functional description

Figure 2. Input and output equivalent circuit Table 3. Truth table

3 Electrical characteristics

occur. Functional operation under these conditions is not implied. Table 4. Absolute maximum ratings Table 5. Recommended operating conditions

Table 6. DC specifications

6.0 VI = VIH or VIL

Table 7. AC electrical characteristics

50 RL = 1 kΩ

Table 8. Capacitive characteristics

  1. C PD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current

ICC(opr) = CPD x VCC x fIN + ICC/4(per buffer).

Figure 3. Test circuit CL = 50 pF/150 pF or equivalent (includes jig and probe capacitance). RT = ZOUT of pulse generator (typically 50 Ω). Table 9. Propagation delay time configuration

Package information M74HC126

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

4.1 SO14 package information

Figure 6. SO14 package mechanical drawing Table 10. SO14 package mechanical data

4.2 TSSOP14 package information

Figure 7. TSSOP14 package mechanical drawing Table 11. TSSOP14 package mechanical data

5 Ordering information

6 Revision history

Table 12. Order codes

  1. Qualification and characterization acco rding to AEC Q100 and Q003 or equivalent, advanced screening according to AEC

Q001 and Q002 or equivalent. Table 13. Document revision history grade order codes, added temperature range and marking details. Added Section 5: Ordering information.