M61538FP RENESAS | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 12

Technical content

Features

  • Electronic Volume 0 to –95dB, –∞ /1dBstep 6-Channel independent Electronic Volume
  • MUC I/F Controlled by serial data from microcomputer
  • Low Noise 0.85µVrms: typ. [Volume = 0dB, Rg = 0Ω , IHF-A]
  • Low Distortion 0.0012%: typ. [Vi:0.3Vrms, f:1kHz, BW:400Hz to 30kHz]
  • Power Supply ±Power supplies or Single power supply

Applications

  • Receiver, AV Amp, Mini Stereo etc. Recommended Operating Condition
  • Supply Voltage Range  ± Power supplies VCC: +4.5 to +7.5V [Typ: 7V], VEE: –4.5 to –7.5V[Typ: –7V], DVDD: +2.7 to + 5.5V [Typ:5V]  Single power supply VCC: +9 to +12V[Typ: 10V], DVDD: 4.5 to +5.5V[Typ: 5V] System Block Diagram (±Power supplies used) LOUTLIN ROUTRIN COUTCIN SWOUTSWIN SLOUTSLIN SROUTSRIN VCC AGNDDGNDCLOCK DATA VEEDVDD Logic

Rev.1.0, Mar.23.2004, page 2 of 11 Block Diagram and Pin Configuration DVDD CLOCKVCC SROUT SLOUT SWOUT AGND VEE SWIN SLIN AGND SRIN RIN LIN CIN AGND DGND DATA LOUT ROUT COUT AGND AGND AGND 1015 MCU I/F Logic Vol25K Vol25K Vol25K Vol25K Vol25K Vol25K (Top View) Pin Description (±Power supplies used) PIN No. Name Function 1, 23 AGND Analog ground of SW/SL/SR volume

2 SROUT Output pin of SR channel

3 SLOUT Output pin of SL channel

4 SWOUT Output pin of SW channel

5 DVDD Digital Power supply (Typ: 5V)

6, 7 DATA, CLOCK Input pin of Control data/clock

8 DGND Digital ground

9 COUT Output pin of C channel

10 ROUT Output pin of R channel

11 LOUT Output pin of L channel

12, 14 AGND Analog ground of L/R/C volume

13 LIN Input pin of L channel

15 RIN Input pin of R channel

16, 21 AGND Analog ground of all channels

17 CIN Input pin of C channel

18 VCC Positive Power supply (Typ: +7V)

19 VEE Negative Power supply (Typ: –7V)

20 SWIN Input pin of SW channel

22 SLIN Input pin of SL channel

24 SRIN Input pin of SR channel

Rev.1.0, Mar.23.2004, page 3 of 11 Absolute Maximum Ratings Parameter Symbol Ratings Unit Condition Analog Power supply VCC-VEE 16 V VCC-VEE (±Power supplies used) Digital Power supply DVDD-DGND 7 V DVDD-DGND Power dissipation Pd 1.0 W Ta ≤ 25°C Thermal derating K 10.0 mW/°C Ta > 25°C Operating temperature Topr –20 to +75 °C Storage temperature Tstg −40 to +125 °C Note: VEE ≤ DGND < DVDD ≤ VCC Thermal Deratings (Maximum Rating) AMBIENT TEMPERATURE Ta (°C) POWER DISSIPATION pd (W) 1.2 1.0 0.8 0.6 0.4 0.2 -40 0 40 80 120 150 1.8 1.6 1.4

Rev.1.0, Mar.23.2004, page 4 of 11 Recommended Operating Conditions (Ta = 25°C, unless otherwise noted) Limits Parameter Symbol Min Typ Max Units Conditions Analog supply voltage (Positive) VCC 4.5 7 7.5 V ±Power supplies used Analog supply voltage (Negative) VEE –7.5 –7 –4.5 V ±Power supplies used Analog supply voltage VCC 9 10 12 V Single power supply used 2.7 5 5.5 V ±Power supplies used, DGND = 0V Digital supply voltage VDD 4.5 5 5.5 V Single power supply used, DGND = 0V Logic “H” level input voltage VIH DVDD ×0.7 — DVDD V DGND = 0V Logic “L” level input voltage VIL DGND — DVDD ×0.3 V DGND = 0V Notes: 1. VEE ≤ DGND < DVDD ≤ VCC 2. Apply VCC, VEE and DVDD at the same time. Relationship between Data and Clock D0 D1 D2 D3 D13 D14 D15DATA Data signal is read at the rising edge of CLOCK. Make "H" at the timing which DATA of D0-D15 make latch. When DATA is "H", latch signal is created at the falling edge of CLOCK. CLOCK

Rev.1.0, Mar.23.2004, page 5 of 11 Clock and Data Timings tWHC tcr 25% 75% LATCH tWLC tftr tHLD tSHD tHHD tSLD tHLD (D0 ~ D15) tSLD DATA CLOCK 50% 25% 75% Timing Definition of Digital Block Limits Parameter Symbol Min Typ Max Units CLOCK cycle time tcr 8 — — CLOCK pulse width (“H” level) tWHC 3.2 — — CLOCK pulse width (“L” level) tWLC 3.2 — — Rising time of clock and data tr — — 0.8 Falling time of clock and data tf — — 0.8 µs DATA setup time (Rising time of clock) tSHD 1.6 — — DATA setup time (Falling time of clock) tSLD 1.6 — — DATA hold time (“H” level) tHHD 1.6 — — DATA hold time (“L” level) tHLD 1.6 — —

Rev.1.0, Mar.23.2004, page 6 of 11 Power on Reset This IC built-in the power on reset function. The voltage of DVDD (5 pin) -DGND (8 pin) less than 2.6V, the serial DATA can not accept. 2.6V (V) (S) Reset time Release of reset. After reset is canceled, the serial DATA can accept. DVDD(5pin) - DGND(8pin) Data Control Specification Three types of input format can be selected by changing the D14/D15 slot setting status. (Initialize all data of the 3 formats when power supply (DVDD) turn on.) (1) D0a D1a D2a D3a D4a D5a D6a D7a D8a D9a D10a D11a D12a D13a D14 D15 L Channel volume R Channel volume (2) D0b D1b D2b D3b D4b D5b D6b D7b D8b D9b D10b D11b D12b D13b D14 D15 C Channel volume SW Channel volume (3) D0c D1c D2c D3c D4c D5c D6c D7c D8c D9c D10c D11c D12c D13c D14 D15 SL Channel volume SR Channel volume (4) D0c D1c D2c D3c D4c D5c D6c D7c D8c D9c D10c D11c D12c D13c D14 D15 Test Mode

Rev.1.0, Mar.23.2004, page 7 of 11 Setting Code L/R/C/SW/SL/SR Channel Volume It’s initial setting when DVDD turn on. L D0a D1a D2a D3a D4a D5a D6a L D0a D1a D2a D3a D4a D5a D6a R D7a D8a D9a D10a D11a D12a D13a R D7a D8a D9a D10a D11a D12a D13a C D0b D1b D2b D3b D4b D5b D6b C D0b D1b D2b D3b D4b D5b D6b SW D7b D8b D9b D10b D11b D12b D13b SW D7b D8b D9b D10b D11b D12b D13b SL D0c D1c D2c D3c D4c D5c D6c SL D0c D1c D2c D3c D4c D5c D6c SR D7c D8c D9c D10c D11c D12c D13c SR D7c D8c D9c D10c D11c D12c D13c 0dB 0 0 0 0 0 0 0 -48dB 0 1 1 0 0 0 0 -1dB 0 0 0 0 0 0 1 -49dB 0 1 1 0 0 0 1 -2dB 0 0 0 0 0 1 0 -50dB 0 1 1 0 0 1 0 -3dB 0 0 0 0 0 1 1 -51dB 0 1 1 0 0 1 1 -4dB 0 0 0 0 1 0 0 -52dB 0 1 1 0 1 0 0 -5dB 0 0 0 0 1 0 1 -53dB 0 1 1 0 1 0 1 -6dB 0 0 0 0 1 1 0 -54dB 0 1 1 0 1 1 0 -7dB 0 0 0 0 1 1 1 -55dB 0 1 1 0 1 1 1 -8dB 0 0 0 1 0 0 0 -56dB 0 1 1 1 0 0 0 -9dB 0 0 0 1 0 0 1 -57dB 0 1 1 1 0 0 1 -10dB 0 0 0 1 0 1 0 -58dB 0 1 1 1 0 1 0 -11dB 0 0 0 1 0 1 1 -59dB 0 1 1 1 0 1 1 -12dB 0 0 0 1 1 0 0 -60dB 0 1 1 1 1 0 0 -13dB 0 0 0 1 1 0 1 -61dB 0 1 1 1 1 0 1 -14dB 0 0 0 1 1 1 0 -62dB 0 1 1 1 1 1 0 -15dB 0 0 0 1 1 1 1 -63dB 0 1 1 1 1 1 1 -16dB 0 0 1 0 0 0 0 -64dB 1 0 0 0 0 0 0 -17dB 0 0 1 0 0 0 1 -65dB 1 0 0 0 0 0 1 -18dB 0 0 1 0 0 1 0 -66dB 1 0 0 0 0 1 0 -19dB 0 0 1 0 0 1 1 -67dB 1 0 0 0 0 1 1 -20dB 0 0 1 0 1 0 0 -68dB 1 0 0 0 1 0 0 -21dB 0 0 1 0 1 0 1 -69dB 1 0 0 0 1 0 1 -22dB 0 0 1 0 1 1 0 -70dB 1 0 0 0 1 1 0 -23dB 0 0 1 0 1 1 1 -71dB 1 0 0 0 1 1 1 -24dB 0 0 1 1 0 0 0 -72dB 1 0 0 1 0 0 0 -25dB 0 0 1 1 0 0 1 -73dB 1 0 0 1 0 0 1 -26dB 0 0 1 1 0 1 0 -74dB 1 0 0 1 0 1 0 -27dB 0 0 1 1 0 1 1 -75dB 1 0 0 1 0 1 1 -28dB 0 0 1 1 1 0 0 -76dB 1 0 0 1 1 0 0 -29dB 0 0 1 1 1 0 1 -77dB 1 0 0 1 1 0 1 -30dB 0 0 1 1 1 1 0 -78dB 1 0 0 1 1 1 0 -31dB 0 0 1 1 1 1 1 -79dB 1 0 0 1 1 1 1 -32dB 0 1 0 0 0 0 0 -80dB 1 0 1 0 0 0 0 -33dB 0 1 0 0 0 0 1 -81dB 1 0 1 0 0 0 1 -34dB 0 1 0 0 0 1 0 -82dB 1 0 1 0 0 1 0 -35dB 0 1 0 0 0 1 1 -83dB 1 0 1 0 0 1 1 -36dB 0 1 0 0 1 0 0 -84dB 1 0 1 0 1 0 0 -37dB 0 1 0 0 1 0 1 -85dB 1 0 1 0 1 0 1 -38dB 0 1 0 0 1 1 0 -86dB 1 0 1 0 1 1 0 -39dB 0 1 0 0 1 1 1 -87dB 1 0 1 0 1 1 1 -40dB 0 1 0 1 0 0 0 -88dB 1 0 1 1 0 0 0 -41dB 0 1 0 1 0 0 1 -89dB 1 0 1 1 0 0 1 -42dB 0 1 0 1 0 1 0 -90dB 1 0 1 1 0 1 0 -43dB 0 1 0 1 0 1 1 -91dB 1 0 1 1 0 1 1 -44dB 0 1 0 1 1 0 0 -92dB 1 0 1 1 1 0 0 -45dB 0 1 0 1 1 0 1 -93dB 1 0 1 1 1 0 1 -46dB 0 1 0 1 1 1 0 -94dB 1 0 1 1 1 1 0 -47dB 0 1 0 1 1 1 1 -95dB 1 0 1 1 1 1 1 -ʿdB 1 1 1/0 1/0 1/0 1/0 1/0

Rev.1.0, Mar.23.2004, page 8 of 11 Electrical Characteristics (Supply current) (Unless otherwise noted, Ta = 25°C, VCC(18pin) = 7V, VEE(19pin) = –7V, DVDD(5pin) = 5V, RL = 10k Ω ) Limits Parameter Symbol Min Typ Max Units Test Condition Positive Supply current ICC — 11 20 mA when no signal is provided Negative Supply current IEE –20 –11 — mA when no signal is provided Digital Supply current IDD — 0.5 2 mA when no signal is provided Electrical Characteristics (Input/Output) (Unless otherwise noted, Ta = 25°C, VCC(18pin) = 7V, VEE(19pin) = –7V, DVDD(5pin) = 5V, f = 1kHz, RL = 10k Ω ) Limits Parameter Symbol Min Typ Max Units Test Condition Input resistance Rin 17 25 33 k Ω 13, 15, 17, 20, 22, 24pin, Volume = 0 to –∞ dB Maximum output voltage VOM 4.0 4.5 — Vrms 2, 3, 4, 9, 10, 11pin output, RL = 10kΩ , THD = 1% Pass gain Gv –2 0 2 dB 13, 15, 17, 20, 22, 24pin input, 2, 3, 4, 9, 10, 11pin output Distortion THD — 0.0012 0.009 % BW = 400Hz to 30kHz, Vi = 0.3Vrms, RL=10kΩ Output noise voltage Vno — 0.85 8 µVrms Volume = 0dB , Rg = 0 Њ, IHF-A Maximum attenuation ATTmax — –120 –70 dB Vi = 2Vrms, Volume = – ∞ dB, IHF-A Volume gain between channels Dvol –1 0 1 dB Volume = 0, IHF-A Cross talk between channels CT — –110 –70 dB Vi = 2Vrms, RL = 10k Ω , IHF-A, Rg = 0Ω

Rev.1.0, Mar.23.2004, page 9 of 11 Application Example 1 (±Power supplies used) Units Resistance : Capacitance:F CIN RIN LIN CLOCK DATA VCC 7V SWIN SLIN SRIN SL10µ SW10µ SR10µ MCU R10µ L10 µ C10µ VDD 5V VEE -7V 100µ0.1µ 1015 MCU I/F Logic Vol25K Vol25K Vol25K Vol25K Vol25K Vol25K 100µ0.1µ 100µ0.1µ 10k 10k 10k 10k 10k 10k Ω

Rev.1.0, Mar.23.2004, page 10 of 11 Application Example 2 (Single power supply used) Units Resistance : Ω Capacitance:F CIN RIN LIN CLOCK DATA VCC 10V SWIN SLIN SRIN 10 µ 10µ 10µ MCU 10µ 10µ 10µ VDD 5V 100µ0.1µ 1015 MCU I/F Logic Vol25K Vol25K Vol25K Vol25K Vol25K Vol25K 100 µ0.1µ VREF 5V 100 µ0.1µ SL SW SR R L C 10k 10k 10k 10k 10k 10k

Rev.1.0, Mar.23.2004, page 11 of 11 Package Dimensions SSOP24-P-300-0.80 Weight(g) JEDEC Code 0.2 Cu Alloy 24P2Q-A Plastic 24pin 300mil SSOP Symbol Min Nom Max A b c D E L y Dimension in Millimeters H E .30 .180 .010 .25 .57 .40 .271 .10 .81 .350 .20 .110 .35 .80 .87 .60 .251 .627 .20 .12 .450 .250 .210 .45 .18 .80 .10 —b2 — 0.5 0˚ — 8˚ e 24 13 121 HE E D e y F A A2 A1 L c e b2 Recommended Mount Pad Detail F —Z1 0.65 0.8 z Detail G z b G MMP

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com). 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan http://www.renesas.com Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Renesas Technology Europe Limited. Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900 Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11 Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836 Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Renesas Technology Singapore Pte. Ltd. 1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001 RENESAS SALES OFFICES © 2004. Renesas Technology Corp., All rights reserved. Printed in Japan. Colophon .1.0