M61524FP

M61524FP RENESAS | Alldatasheet

Document overview

• Manufacturer or author: pROVIDED bY alldatasheet.com(free datasheet download site)
• PDF pages: 21

Technical content

Features

Input selector 4input selector MUTE Input gain control 0,+3,+6,+9dB Karaoke mode Stereo, Lch mono, Rch mono, Vocal cut MIC MIX Mixing before the output of REC MIC amp:+6dB, With the MIC SWs REC Output LRch each one output Surround With the ON/OFF SWs Main Volume 0 -90dB, - ∞ /1dB step

• A volume 0 to -24dB/1dB step
• B volume 0 to -66dB, -∞ /1dB step Each channel is independence control. Tone control (1) Bass -8 +14dB/2dB step,f0=100Hz (2) Mid:±8dB/2dB step,f0=1KHz (3) Treble: ±8dB/2dB step,f0=10KHz Add a Bypass Mode/Tone Mode changing SWs Bass boost High Pass Filter Type Microcomputer Interface 2 line serial data control . Application Mini Stereo, etc. Recommended Operating Condition Rated Supply voltage …… VCC = 9.0V (typ)

Rev.1.0, Sep.19.2003, page 2 of 20 System Configuration CLOCK VOL OUT2 VOL OUT1 MCU Interface IN A1 IN B1 IN C1 IN D1 IN A2 IN B2 IN C2 IN D2 A Volume 1 A Volume 2 Stereo Lch mo no Rch mono Voca l cut Bass Boos t Bass Boos t DAT A RE C1 AVO LIN1 RE C2 AVO LIN2MIC Bypass Bypass 0,+3, +6+9d B 0,+3, +6+9d B MIC SW M61524FP Sur roun dTone control (Bass/Mid/Treb le) B Volume1 B Volume2 BVOLI N1 BVOLI N2 TOUT1 TOUT2 +6dB

Rev.1.0, Sep.19.2003, page 3 of 20 Block Diagram and Pin Configuration (Top View) SUR1 SUR2 INA2 INB2 MICIN GND DATA IND1 BB_A1 TOUT1 CLOCK MCU I/F SWA:Stereo /Lch mono /Rch mono 0 +9dB 3dB/step 0 +9dB 3dB/step 4Input s elec tor 4Input s elec tor MIC MIX SWB MIC AMP VOCAL CUT SWB MIC SW REFIN REFOUT INA1 INB1 INC1 VCUT REC1 AVOLIN1 TBI1 TBO1 TMI1 OUT1 IND2 TMO1 TT1 OUT2 REC2 AVOLIN2 TBI2 TBO2 TMI2 TMO2 INC2 TT2 BVOLIN2 1 2 2 1 BASS BOOST BASS BOOST 50k 50k 50k 50k 50k 50k 50k 50k 50k BASS BOOST SW BASS BOOST SW Bypass SW (tone block) ON/OFF SURROUND BB_A2 BB_B2 TOUT2 BB_B1 BVOLIN1 VCC AVOL (0to 24dB)AVOL (0to24dB) BVOL (0to 66dB,-∞ ) BVOL (0to66dB, -∞) TONE (3band) TONE (3band) PIN42 PIN41 PIN42 PIN41 Sur round ON/OFFSur round ON/OFF 40k40k 40k 40k REF AMP 20k 20k 20k 20k 20k 20k 20k 20k20k 20k Bypass SW (tone block) ON/OFF

Rev.1.0, Sep.19.2003, page 4 of 20 Pin Description Pin No. Terminal name Function

1 REFIN Input pin of reference Amp

2 REFOUT Output pin of reference Amp

3,4,5,6, 37,38,39,40 INA~IND Input pin of input selector (Ch1 and Ch2)

7 VCUT Frequency characteristic setting pin of vocal cut

8,35 REC Output pin of REC (Ch1 and Ch2) 9,34 AVOLIN Input pin of A volume (Ch1 and Ch2) 10,11,12,13,14, 29,30,31,32,33 TBI,TBO,TMI,TMO,TT Frequency characteristic setting pin of tone control (Bass/Mid/Treble) 15,28 TOUT Output pin of tone (Ch1 and Ch2) 16,27 BVOLIN Input pin of B volume (Ch1 and Ch2) 17,18,25,26 BB_A,BB_B Frequency characteristic setting pin of bass boost 19,24 OUT Output pin (Ch1 and Ch2)

20 VCC The power supply

21 DATA Input pin of Control Trigger (DATA)

22 CLOCK Input pin of Control Trigger (CLOCK)

23 GND GND

36 MICIN Input pin of MIC AMP

41,42 SUR Frequency characteristic setting pin of Surround

Rev.1.0, Sep.19.2003, page 5 of 20 Absolute Maximum Ratings (Ta=25°C, unless otherwise noted) Symbol Parameter Conditions Limits Units Power supply VCC 10.5 V Pd Power dissipation Ta ≤ 25°C 850 mW K Thermal derating Ta > 25 °C 8.6 mW/ °C Topr Operating temperature -20 to +75 °C Tstg Storage temperature -40 to +125 °C 0.5 1.0 0.7 5 150125100755025 0.2 5 THERMAL DERATIN G (MAXIMUM RATING) POW ER DISSIPATION Pd [mW] AMBIENT TEMPERATURE Ta [˚C ] 0.4 2 0.85W

Rev.1.0, Sep.19.2003, page 6 of 20 Recommended Operating Condition (Ta=25°C, unless otherwise noted) Limits Parameter Symbol Conditions MIN TYP MAX Units Supply voltage VCC 8 9 10 V Logic “H ” level input voltage VIH VCC=9V GND reference 2.2 — 5.5 V Logic “L” level input voltage VIL VCC=9V GND reference 0 — 0.6 V Relationship between Data and Clock D0 D1 D2 D3 D13 D14 D15 CLOCK DATA Data s ignal is read at the rising edge of CLOCK. Make "H" at the timing which DATA of D0-D15 m ake latch. When DATA is "H", latc h sig nal is crea ted at th e falling edge of CLOCK.

Rev.1.0, Sep.19.2003, page 7 of 20 Clock and Data Timings CLOCK DATA 25% 75% tr tWHC tf tWLC tSD tHD tcr tr 25% 75% tf Timing Definition of Digital Block Limits Symbol Parameter MIN TYP MAX Units tcr CLOCK cycle time 4 — — tWHC CLOCK pulse width ( “H ” level) 1.6 — — tWLC CLOCK pulse width ( “L” level) 1.6 — — tr Rising time of clock and data — — 0.4 tf Falling time of clock and data — — 0.4 tSD DATA setup time 0.8 — — tHD DATA hold time 0.8 — — µS

Rev.1.0, Sep.19.2003, page 8 of 20 Data Control Specification Four types of input format can be selected by changing the D14/D15 slot setting status. (Initialize all data of the 4 formats when power supply(VCC) turn on.) (1) D0a D1a D2a D3a D4a D5a D6a D7a D8a D9a D10a D11a D12a D13a D14a D15a 1. Input selector 2. Karaoke mode control 3. Input gain control Surro und MIC SW 0 0 0 0 0 0 0 (2) D0b D1b D2b D3b D4b D5b D6b D7b D8b D9b D10b D11b D12b D13b D14b D15b 6. Tone control Bass 6. Tone control Mid 6. Tone control Treble 7. Bypass SW (tone block) Bass boost 0 1 (3) D0c D1c D2c D3c D4c D5c D6c D7c D8c D9c D10c D11c D12c D13c D14c D15c 9. Lch A volume 10. Lch B Volume 0 0 1 0 (4) D0d D1d D2d D3d D4d D5d D6d D7d D8d D9d D10d D11d D12d D13d D14d D15d 9. Rch A volume 10. Rch B volume 0 0 1 1

Rev.1.0, Sep.19.2003, page 9 of 20 Setting Code Input selector INA INB INC D0a D1a D2a 000 IND ALL OFF 1 1 Karaoke mode contro l Stereo D3a Vocal cut Lch mo no 1Rch m ono D4a Input gain control 0dB D5a +9dB +3dB 1+6dB D6a Surround ON/OFF OFF ON D7a MIC SW OFF D8a 1ON Bypass SW (tone block) ON D12b 1OFF Bass boost ON D13b OFF 0 It’s initial setting when VCC turn on. Tone control (Bass/Mid/Treble) D0b D1b D2b D3b 0dB - 2dB - 4dB - 6dB - 8dB + 2dB + 4dB + 6dB + 8dB D8b D9b D10b D11b D4b D5b D6b D7b Treble Mid Bass ATT +10dB* +12dB* +14dB* 1 *:+14dB +10dB can set up only a Bass. ATT Lch AVOL Rch AVOL D0c D1c D2c D3c D4c D0d D1d D2d D3d D4d 0dB -1dB -3dB -4dB -5dB -6dB -7dB -8dB -9dB -10dB -11dB -12dB -13dB -14dB -15dB -16dB -2dB 00000 00001 00010 0 0011 0 0100 0 0101 0 0110 0 0111 0 1000 0 1001 0 1010 0 1011 0 1100 0 1101 0 1110 0 1111 1 0000 A 2. 3. 4. 5. 9. volume -17dB -18dB -19dB -20dB -21dB -22dB -23dB -24dB 1 0001 1 0010 1 0011 1 0100 1 0101 1 0110 1 0111 11000 Note : Please don't input except specification data.

Rev.1.0, Sep.19.2003, page 10 of 20 B10. volume ATT Lch BVOL Rch BVOL D5c D6c D7c D8c D9c D10c D11c D5d D6d D7d D8d D9d D10d D11d 0dB -1dB -3dB -4dB -5dB -6dB -7dB -8dB -9dB -10dB -11dB -12dB -13dB -14dB -15dB -16dB -17dB -18dB -19dB -20dB -21dB -22dB -23dB -24dB -25dB -26dB -27dB -28dB -29dB -30dB -31dB -32dB -33dB -34dB -35dB -36dB -37dB -38dB -39dB -40dB -41dB -42dB -43dB -44dB -2dB 0000000 0000001 0000010 0000011 0000100 0000101 0000110 0000111 0001000 0001001 0001010 0001011 0001100 0001101 0001110 0001111 0010000 0010001 0010010 0010011 0010100 0010101 0010110 0010111 0011000 0011001 0011010 0011011 0011100 0011101 0011110 0011111 0100000 0100001 0100010 0100011 0100100 0100101 0100110 0100111 0101000 0101001 0101010 0101011 0101100 ATT LchVOL Rch VOL D5c D6c D7c D8c D9c D10c D11c D5d D6d D7d D8d D9d D10d D11d -45dB -46dB -48dB -49dB -50dB -51dB -52dB -53dB -54dB -55dB -56dB -57dB -58dB -59dB -60dB -61dB -62dB -63dB -64dB -65dB -66dB -∞ dB -47dB 0101101 0101110 0101111 0110000 0110001 0110010 0110011 0110100 0110101 0110110 0110111 0111000 0111001 0111010 0111011 0111100 0111101 0111110 0111111 1000000 1000001 1000010 1100000 Note : Please don't input except specification data.

Rev.1.0, Sep.19.2003, page 11 of 20

Electrical Characteristics

Unless otherwise noted, Ta=25°C, VCC=9V, f=1kHz, Input gain control=0dB, Karaoke mode control=Stereo, MIC SW=OFF, Surround=OFF, Bypass SW (tone block)=ON, Tone=Flat, Bass boost=OFF, A/B volume=0dB Limits Parameter Symbol Condition MIN TYP MAX Units Circuit current IACC No signal, Pin20 current — 20 40 mA Input resistance Rin 3,4,5,6Pin/37,38,39,40Pin/36Pin 25k 50k 75k Ω Maximum input voltage VIM (3,40)Pin input,(19,24)Pin output RL=10k, THD=1% 1.6 2.0 — Vrms Maximum output voltage VOM (3,40)Pin input,(19,24)Pin output RL=10k, THD=5%,Bass boost ON, f=50Hz 1.8 2.2 — Vrms Pass gain Gv (3-19)Pin-(40-24)Pin Vi=1Vrms,FLAT -2.0 0.0 2.0 dB Maximum attenuation ATT Vo=1Vrms,(19,24)Pin output JIS-A, VOL=- ∞ — -90 -85 dB VnoA A/B volume=- ∞ dB Surround OFF,Tone Bypass ON — 4 8 µVrms VnoB A/B volume=0dB Surround OFF, Tone Bypass ON — 7 14 µVrms Output noise voltage VnoC No signal, JIS-A, Rg=0 , 19,24Pin output A/B volume=0dB Surround OFF, Tone Bypass OFF — 10 20 µVrms Total harmonic distortion THDA (3,40)Pin input,(19,24)Pin output BW:400 30kHz,Vo=0.5Vrms,RL=10kΩ — 0.02 0.1 % Input/Output characteristics (OVER ALL) Cross talk of mutual channels CT (3-24)Pin-(40-19)Pin Vi=0.5Vrms,JIS-A,RL=10k ,Rg=0Ω — -70 -55 dB GBbass Bass setting=+14dB 12 14 16 dB Bass voltage gain GCbass (9,34)Pin input (15,28)Pin output Vi=0.2Vrms, f=100Hz Bass setting=-8dB -10 -8 -6 dB GBmid Mid setting=+8dB 6 8 10 dB Mid voltage gain GCmid (9,34)Pin input (15,28)Pin output Vi=0.2Vrms, f=1kHz Mid setting=-8dB -10 -8 -6 dB GBtre Treble setting=+8dB 6 8 10 dB Treble voltage gain GCtre (9,34)Pin input (15,28)Pin output Vi=0.2Vrms, f=10kHz Treble setting= -8dB -10 -8 -6 dB Tone Ccontrol characteristics Balance of mutual channels BALT Boost condition +8,-8dB (9,34)Pin input,(15,28)Pin output -2 0 2 dB

Rev.1.0, Sep.19.2003, page 12 of 20 Internal Block Diagram MIC IN 4INPUT SE LECTOR INA1 INB1 INC1 IND1 INA2 INB2 INC2 IND2 MIC AMP CLOCK DATA SWF:/BYPASS SW (TONE BLOCK) ON/OF F MCU I/F 20 23 MI C MI X MI C MI X 17 18 19

6 Bass/M id/Treble

0,+3,+6,+9dB SWA:STEREO /Lch mono /Rch mono SWB 2 1 0,+3,+6,+9dB 26 25 24SWD:MIC ON/OFF OUT2 OUT1 External Sur roun d IC SWE: SURRO UND ON/OFF REC1 AVO L (0 to-24dB) 35 34 VOCAL CUT SWC SWC 21 2 1 (Note3%Setting of SWB,SWC) STEREO 4 L,Rch MONO!3 ,Vocal cut !5 (Note5%When resonance circuit is connected t o pin 7,It can get the char ac ter which makes on ly a vo cal attenu ation. (Note6%Use pin8, 9/pin34/35 as an interfac e t erminal when you u se e xternal s urround. SURROUND 1615 2728 REF BVOL (0 to-66dB, -∞) BASS BOOST BASS BOOST 8 9 REC1 REC2 35 34 REC2 External Res onance circuit External Sur roun d IC (Note 2) (Note 3) (Note 3) 4INPUT SELECTOR SWF:/BYPASS SW (TONE BLOCK) ON/OF F

Rev.1.0, Sep.19.2003, page 13 of 20 Tone Control (1) Bass/Mid OUTIN R2R3 C2C1 Boost fo =

27 R1(R2+R3) C1C2

1 (Hz) Q ~= C1+C2 R1 (In the case of R3=0)C1C2R2 Gv = 20log (dB) R3 +2 R2+R3 +2 (In the case of C1=C2) OUTIN R3R2 C2C1 Cut fo = 1 (Hz) Q C1+C2 R1 1 (In the case of R3=0)C1C2R2 Gv = 20log (dB)R1 +2R3 R2+R3 R1 +2 (In the case of C1=C2) (2) Treble OUTIN R2R1 C Gv = 20log (dB)R1+R2 OUTIN R1R2 C Gv = 20log (dB)R1+R2 Boost Cut

Rev.1.0, Sep.19.2003, page 14 of 20 Frequency response of tone control * This frequency response is a simulation result. (1) Bass (R1=2.2kΩ , C1=C2=0.22µF) R2 R3 +14dB +12dB +10dB ± 8dB ± 6dB ± 4dB ± 2dB 22.6k 21.1k 19.3k 17.0k 14.1k 10.4k 5.8k 1.2k 2.7k 4.5k 6.8k 9.7k 13.4k 18.0k  Internal resistance value(Reference value) (Units:Ω) (2) Mid (R1=2.2kΩ , C1=C2=0.022µF) R2 R3 ± 8dB ± 6dB ± 4dB ± 2dB 17.0k 14.1k 10.4k 5.8k 6.8k 9.7k 13.4k 18.0k (Units:Ω )  Internal resistance value(Reference value)

Rev.1.0, Sep.19.2003, page 15 of 20 (3) Treble (C=4700pF) R1 R2 ± 8dB ± 6dB ± 4dB ± 2dB 13.1k 16.7k 21.2k 26.8k 20.8k 17.2k 12.7k 7.1k ( Units:Ω )  Internal resistance value(Reference value)

Rev.1.0, Sep.19.2003, page 16 of 20 Bass Boost OUT 0dB GO Q=2, (G=6dB) IN K=1R2 C2C1 VO Q 0~1dB 6dB 10dB 13dB 20dB GO H.P.F characteristic Reference fo = 2π R1R2C1C2

1 Hz Q =

R1(C1+C2)+(1-K)R2C2 R1R2C1C2 VIN Frequency response of Bass boost R1=1.8kΩ , R2=27kΩ , C1=C2=0.47µF(f0≅50Hz, Q≅2) * This frequency response is a simulation result.

Rev.1.0, Sep.19.2003, page 17 of 20 Surround 4134 AVOL1 AVOL2 SU R1 SU R2 To the tone block Surround Block External parts 5k 5k 5k 5k (C h 1 I N ) (C h 2 I N ) (C h 1 O U T ) (C h 2 O U T )To the tone block Frequency response of Surround (Ch1:input, Ch2:GND) * This frequency response is a simulation result. Gain Phase Ch1OUT Ch2OUT Ch1OUT Ch2OUT

Rev.1.0, Sep.19.2003, page 18 of 20 Vocal Cut It is the function which attenuate a vocal from the music source. The vocal is usually located in the center. And it is same amplitude and phase in L and R channel. So, a vocal inside music is attenuated by doing L-R. But, a low frequency signal be attenuated in this case. Therefore, a low frequency signal be made to pass with LPF, and it makes up for the shortage of the low frequency signal . (Note), The output of the vocal cut is mono. Lch IN Rch IN MIC IN MIC MIX MIC MIX 27k 27k 27k 27k 20k 20k 20k 20k 20k 20k 20k 20k +6dB 50k REF 50k REF 10u 10u REF 50k External parts for vocal cut. (LPF Type ) 0.47µ When resonance circuit is connected to pin 7, It can get the character which makes only a vocal attenuation. Frequency response of vocal cut T* his frequency response is a simulation result. 100 22k 0.039µ 0.15µ 4.7k Example :External resonance circuit Resonance circuit TYPE LPF TYPE

Rev.1.0, Sep.19.2003, page 19 of 20 Application Example 100 INA1 INB1 INC1 IND1 External Sur round IC REC 0.022 0.022 2.2k 0.22 0.22 2.2k 4700p OUT1 0.47 1.8k 0.47 DATA CLOCK 0.022 0.022 2.2k 0.22 0.22 2.2k 4700p OUT2 0.47 1.8k 0.47 INA2 INB2 INC2 IND2

10 MIC

BASS BOOST SW BASS BOOST SW Bypass SW (tone block) ON/OFF Surround AVOL (0 -24dB )AVOL (0 -24dB ) BVOL (0to 66dB, -∞) BVOL (0to66dB, -∞) Tone (3band) Tone (3band) PIN42 PIN41 PIN42 PIN41 Sur round ON/OFFSur round ON/OFF 40k40k 40k 40k 20k 20k 20k 20k 20k 20k 20k 20k20k 20k 0.47 REC1 When outside Surround i s us ed. External Sur round IC REC REC2 REF AMP 4Input s elec tor 4Input s elec tor SWA:Stereo /Lch mono /Rch mono 0 +9dB 3dB/step 0 +9dB 3dB/step When outside Surround i s us ed. Connect to pin2 Bypass SW (tone block) ON/OFF

Rev.1.0, Sep.19.2003, page 20 of 20 Package Dimensions SSOP42-P-450-0.80 Weight(g) JEDEC CodeEIAJ Package Code Lead Material Cu Alloy+42 Alloy 42P2R-E Plastic 42pin 450mil SSOP Symbol Min Nom Max A b c D E L y Dimension in Millimeters H E .250 .050 .130 .317 .28 .6311 .30 .271 .02 .30 .150 .517 .48 .80 .9311 .50 .7651 .4311 .42 .40 .20 .717 .68 .2312 .70 .150 —b2 — 0.5 0˚ — 10˚ e e b2 Recommended Mount Pad —Z1 0.75 0.9 z MMP 42 22 211 HE E e y F A A2 A1 L c Detail F G b D Detail G z

© 2003. Renesas Technology Corp., All rights reserved. Printed in Japan. Colophon 1.0 Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placem ent of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Tech nology Corp. Semiconductor home page (http://www.renesas.com). 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. An y diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan http://www.renesas.com Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Renesas Technology Europe Limited. Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900 Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11 Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836 Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Renesas Technology Singapore Pte. Ltd. 1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001 RENESAS SALES OFFICES