M52743BSP RENESAS | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 26

Technical content

Features

  • Frequency band width: RGB 150 MHz (at −3 dB) OSD 80 MHz Input: RGB 0.7 V P-P (typ.) OSD 3 V P-P min. (positive) BLK (for OSD) 3 V P-P min. (positive) Retrace BLK 3 V P-P min. (positive) Output: RGB 5.5 V P-P (max.) OSD 5 V P-P (max.)
  • Main contrast and sub contrast can be controlled by I2C BUS.
  • Include internal and external pedestal clamp circuit. Application CRT display monitor Recommended Operating Condition Supply voltage range: 11.5 to 12.5 V (V3, V8, V12, V36) 4.5 to 4.4 V (V17) Rated supply voltage: 12.0 V (V3, V8, V12, V36)

5.0 V (V17)

BUS controlled 3ch video pre-amp with OSD mixing function and retrace blanking function

REJ03F0193-0201 Rev.2.01 Mar 31, 2008 Page 2 of 25 Block Diagram VCC1 (R) 12 V OSD IN (R) 2730 36 33 23 24 25 26 Clamp Sub Cont (8 bit) Sub Cont (8 bit) Sub Cont (8 bit) Clamp Clamp Sync on Green Sep Clamp F/B Sub contrast Sub contrast Sub contrast Main contrast Main contrast Main contrast OSD Mix OSD Mix OSD Mix Amp Clamp F/B Amp Clamp F/B DAC BUS I/F Amp Retrace blanking Retrace blanking Retrace blanking INPUT (R) GND1 (R) OSD IN (G) INPUT (G) VCC1 (G) 12 V GND1 (G) OSD IN (B) INPUT (B) VCC1 (B) 12 V GND1 (B) CONTRAST (ABL) IN INPUT (SOG) SOG SEP OUT OSD BLK IN R Sub Cont 8 bit OSD level 4 bit Main contrast 8 bit G Sub Cont 8 bit B Sub Cont 8 bit CLAMP PULSE IN VCC2 = 12 V GND2 DAC OUTPUT FOR CUT-OFF Adj OUTPUT (R) EXT FEED BACK (R) OUTPUT (G) EXT FEED BACK (G) OUTPUT (B) EXT FEED BACK (B) SDA SCL GND (5V) RETRACE BLK IN MAIN BRIGHTNESS VCC 5 V (DIGITAL)

REJ03F0193-0201 Rev.2.01 Mar 31, 2008 Page 3 of 25 Pin Arrangement OSD BLK IN INPUT (R) VCC1 (R) OSD IN (R) GND1 (R) INPUT (G) INPUT (SOG) VCC1 (G) OSD IN (G) GND1 (G) INPUT (B) VCC1 (B) OSD IN (B) GND1 (B) ABL IN NC VCC (5 V) SOG SEP OUT VCC2 OUTPUT (R) EXT FEED BACK (R) GND2 OUTPUT (G) EXT FEED BACK (G) MAIN BRIGHTNESS OUTPUT (B) EXT FEED BACK (B) RETRACE BLK IN D/A OUT1 D/A OUT2 D/A OUT3 D/A OUT4 GND (5 V) SDA SCL CLAMP PULSE IN M52743BSP (Top view) Outline: 36P4E NC: No connection

REJ03F0193-0201 Rev.2.01 Mar 31, 2008 Page 4 of 25 Absolute Maximum Ratings (Ta = 25°C) Item Symbol Ratings Unit Supply voltage VCC 13.0 V Power dissipation Pd 2403 mW Ambient temperature Topr −20 to +75 °C Storage temperature Tstg −40 to +150 °C Recommended supply Vopr 12.0 V Voltage range Vopr 10.5 to 12.5 V Case temperature θjc 22 °C/W

Electrical Characteristics

(VCC = 12 V, 5 V, Ta = 25°C, unless otherwise noted) Item Circuit current1 Circuit current2 Output dynamic range Maximum input Maximum gain Relative max- imum gain Main contrast control characteristics1 Main contrast control relative characteristics1 Main contrast control characteristics2 Main contrast control relative characteristics2 Main contrast control characteristics3 Main contrast control relative characteristics3 Sub contrast control characteristics1 Sub contrast control relative characteristics1 Sub contrast control characteristics2 Sub contrast control relative characteristics2 Sub contrast control characteristics3 Sub contrast control relative characteristics3 Min. Limits Input CTL Voltage BUS CTL (H) Bri- ght ABL 00H Main Cont 64H 100 01H Sub Cont 02H Sub Cont 03H Sub Cont 04H OSD Adj 05H BLK Adj 06H D/A OUT 07H D/A OUT 08H D/A OUT 09H D/A OUT 0BH INT EXTTyp. Max. Unit Test Point (s) 2.0 5.0 IN OUT VP-P Symbol ICC1 ICC2 Vomax Vimax ∆Gv VC1 ∆VC1 VC2 ∆VC2 VC3 ∆VC3 VSC1 ∆VSC1 VSC2 ∆VSC2 VSC3 ∆VSC3 FFH 255 FFH 255 FFH 255 FFH 255 FFH 255 FFH 255 FFH 255 FFH 255 00H 00H 00H mA I A 4.0 5.0 110 130 Vari able 5.0OUT VP-P6.0 8.0  1.6  FFH 255 C8H 200 64H 100 14H 0.8 1.0 1.2 FFH 255 C8H 200 C8H 200 C8H 200 FFH 255 64H 100 64H 100 64H 100 FFH 255 14H 14H 14H 4.0 5.0 2, 6, RGB in b SG2 Variable a b SG2 b SG1 b SG1 b SG1 b SG1 b SG1 b SG1 b SG1 a OSD BLK a a a a a a a a a a a 4, 9 OSD in a a a a a a a a a a a ReT BLK a a a a a a a a a a a SOG in a a a a a a a a a a a CP in b SG5 b SG5 b SG5 b SG5 b SG5 b SG5 b SG5 b SG5 b SG5 b SG5 b SG5 IBmA 18 22 Gv

REJ03F0193-0201 Rev.2.01 Mar 31, 2008 Page 5 of 25 Electrical Characteristics (cont.) Min. Limits Input CTL Voltage BUS CTL (H) Bri- ght ABL 00H Main Cont 01H Sub Cont 02H Sub Cont 03H Sub Cont 04H OSD Adj 05H BLK Adj 06H D/A OUT 07H D/A OUT 08H D/A OUT 09H D/A OUT 0BH INT EXTTyp. Max. Unit Test Point (s)Symbol VMSC ∆VMSC ABL1 ∆ABL1 ABL2 ∆ABL2 VB1 ∆VB1 VB2 ∆VB2 VB3 ∆VB3 FC1 ∆FC1 FC1' ∆FC1' FC2 ∆FC2 C.T.1 C.T.1' C.T.2 C.T.2' C.T.3 C.T.3' Item Main/sub contrast control characteristics2 Main/sub contrast control relative characteristics2 ABL control characteristics1 ABL control relative characteristics1 ABL control characteristics2 Crosstalk1 (f = 50 MHz) ABL control relative characteristics2 Brightness control characteristics1 Brightness control relative characteristics1 Brightness control characteristics2 Brightness control relative characteristics2 Brightness control characteristics3 Brightness control relative characteristics3 Frequency characteristics1 (f = 50 MHz) Frequency relative characteristics1 (f = 50 MHz) Frequency characteristics1 (f = 150 MHz) Frequency relative characteristics1 (f = 150 MHz) Frequency characteristics2 (f = 150 MHz) Crosstalk1 (f = 150 MHz) Crosstalk2 (f = 50 MHz) Crosstalk2 (f = 150 MHz) Crosstalk3 (f = 50 MHz) Crosstalk3 (f = 150 MHz) Frequency relative characteristics2 (f = 150 MHz) dB Vari able Vari able 5.0OUT−2.0 0 2.5 dB −1.0 0 1.0 dB−1.0 0 1.0  − 25 −20 Vari able 5.0dB FFH 255 OUT (29) OUT (32) − 15 −10 Vari able 5.0OUT (29) OUT (32) dB − 25 −20 Vari able 5.0OUT (29) OUT (35) dB − 15 −10 Vari able 5.0OUT (29) OUT (35) dB − 25 −20 Vari able 5.0OUT (32) OUT (35) dB − 15 −10 Vari able 5.0OUT (32) OUT (35) dB C8H 200 C8H 200 C8H 200 C8H 200 00H 00H 00H 2.0 4.0OUTVP-P FFH 255 FFH 255 FFH 255 FFH 255 FFH 255 FFH 255 FFH 255 FFH 255 3.8 4.6 5.4  0.8 1.0 1.2   0.8 1.0 1.2 FFH 255 FFH 255 FFH 255 FFH 255 FFH 255 FFH 255 FFH 255 00H 00H 00H Vari able Vari able dB 5.0OUT−3.0 0 3.0 Vari able dB 5.0OUT−3.0 3.0 5.0 2, 6, RGB in a b SG3 2bSG3 11a 2bSG3 11a 6bSG3 11a 6bSG3 11a 11bSG3 11bSG3 b SG1 b SG1 b SG1 a b SG3 b SG3 a OSD BLK a a a a a a a a a a a a a a a 4, 9 OSD in a a a a a a a a a a a a a a a CP in b SG5 a 5 V a 5 V a 5 V a 5 V a 5 V a 5 V a 5 V b SG5 b SG5 b SG5 b SG5 a 5 V a 5 V b SG5 ReT BLK a a a a a a a a a a a a a a a SOG in a a a a a a a a a a a a a a a

REJ03F0193-0201 Rev.2.01 Mar 31, 2008 Page 6 of 25 Electrical Characteristics (cont.) Min. Limits Input CTL Voltage BUS CTL (H) 2, 6, RGB in OSD BLK Bri- ght ABL 00H Main Cont 01H Sub Cont 02H Sub Cont 03H Sub Cont 04H OSD Adj 05H BLK Adj 06H D/A OUT 07H D/A OUT 08H D/A OUT 09H D/A OUT 0BH INT EXTTyp. Max. Unit Test Point (s) Vari able OUT Vari able 5.0ab SG1 ns 1.7  b SG1 2.0 5.0aOUT V−3.0 0 0.3 SG6 0 0.01 0.02 V P-P SonG IN Sync OUT 2.0 5.0aa SonG IN Sync OUT0.2 0.3  VP-P 2.0 5.0aa Sync OUT Sync OUT 0 0.3 0.6 V 2.0 5.0 aa Sync OUT 06 0 9 0 n s 2 . 0 5 . 0aa ns 2.0 5.0aaOUT 3.0 6.0 2.0 5.0aaOUT 3.0 6.0 ns b SG1 V2 .0 5.0aOUT−3.0 0 0.3 Symbol Tr Tf PDCH PDCL OTr OTf Oaj1 ∆Oaj1 Oaj2 ∆Oaj2 Oaj3 ∆Oaj3 VthOSD VthBLK HBLK1 HBLK2 HBLK3 VthRET SS-NV SS-SV VSH VSL TDS-F VthCP WCP b SG1 2.0 5.0aOUTµs0.2 0.5  b SG1 255 00H 0FH 06H 00H 08H 08H 08H 08H 08H 08H 0FH SG6 OUT V2.2 2.7 3.2 b SG6 Variable 2.0 5.0b SG1 OUT VP-P OUT 2.0 5.0ab SG6 00 . 1 0 . 5 2.0 5.0ab SG6 VP-P OUT4.6 5.4 6.2 Item OSD adjust control relative characteristics3 Pulse characteristics1 (4 V P-P) OSD adjust control characteristics2 SOG input maximum noise voltage SOG minimum input voltage Sync output high level Sync output low level Sync output delay time1 OSD pulse characteristics1 OSD pulse characteristics2 OSD adjust control relative characteristics1 OSD adjust control relative characteristics2 Pedestal voltage temperature characteristics1 Pedestal voltage temperature characteristics2 Clamp pulse minimum width Clamp pulse threshold voltage OSD input threshold voltage OSD BLK input threshold voltage Retrace BLK characteristics1 Retrace BLK characteristics2 OSD adjust control characteristics3 Retrace BLK characteristics3 Retrace BLK input threshold voltage OSD adjust control characteristics1 Pulse characteristics2 (4 V P-P) Vari able 5.0a 4, 9 OSD in a a b SG6 a a a a a b SG6 b SG6 a a a b SG6 Variable a a a a a b SG6 a ReT BLK a a a a a a a a a a a a a a a b SG7 b SG7 a b SG7 b SG7 Variable a a SOG in a a a b SG4 Variable b SG4 Variable b SG4 b SG4 b SG4 a a a a a a a a a a a a a a CP in b SG5 b SG5 b SG5 a a a a a b SG5 b SG5 b SG5 b SG5 Variable b SG5 Variable b SG5 b SG5 b SG5 b SG5 b SG5 b SG5 b SG5 b SG5 b SG5 b SG1 OUT Vari able ns 3.0  FFH 255 FFH 255 FFH 255 FFH 255 FFH 255 FFH 255 FFH 255 00H 00H 00H b SG6

REJ03F0193-0201 Rev.2.01 Mar 31, 2008 Page 7 of 25 Electrical Characteristics (cont.) Min. Limits Input CTL Voltage BUS CTL (H) Bri- ght ABL 00H Main Cont 01H Sub Cont 02H Sub Cont 03H Sub Cont 04H OSD Adj 05H BLK Adj 06H D/A OUT 07H D/A OUT 08H D/A OUT 09H D/A OUT 0BH INT EXTTyp. Max. Unit Test Point (s) Sync OUT 5.0ns06 0 9 0 VDC00 . 5 1 . 0 mA−1.0  0.4 2.0 5.0 2.0 5.0 2.0 5.0 2.0 00H 00H 00H 00H Vari able Vari able Vari able Vari able 00H 00H 00H FFH 255 FFH 255 FFH 255 FFH 255 FFH 255 FFH 255 FFH 255 FFH 255 D/A OUT D/A OUT D/A OUT Symbol TDS-R VOH VOL IAO DNL Item Sync output delay time2 D/A L output voltage D/A output current range D/A H output voltage D/A nonlinearity LSB−1.0  1.0 5.0 OSD BLK a a a a a 4, 9 OSD in a a a a a ReT BLK a a a a a SOG in b SG4 a a a a CP in a a a a a 2, 6, RGB in a a a a a2 . 0D/A OUT VDC4.5 5.0 5.5 Vari able Vari able Vari able Vari able Electrical Characteristics Test Method ICC1 Circuit Current1 Measuring conditions are as listed in supplementary Table. Measured with a current meter at test point IA. ICC2 Circuit Current2 Measuring conditions are as listed in supplementary Table. Measured with a current meter at test point I Vomax Output Dynamic Range Decrease V30 gradually, and measure the voltage when the bottom of waveform output is distorted. The voltage is called VOL. Next, increase V30 gradually, and measure the voltage when the top of waveform output is distorted. The voltage is called VOH. Voltage Vomax is calculated by the equation below: Vomax = VOH − VOL Waveform output VOL 0.0 5.0 VOH (V) Vimax Maximum Input Increase the input signal (SG2) amplitude gradually, starting from 700 mVP-P. Measure the amplitude of the input signal when the output signal starts becoming distorted.

REJ03F0193-0201 Rev.2.01 Mar 31, 2008 Page 8 of 25 GV Maximum Gain Input SG1, and read the amplitude output at OUT (29, 32, 35). The amplitude is called VOUT (29, 32, 35). Maximum gain GV is calculated by the equation below: GV = 20log (dB)0.7 VOUT ∆GV Relative Maximum Gain Relative maximum gain ∆GV is calculated by the equation below: ∆GV = VOUT (29) / VOUT (32), VOUT (32) / VOUT (35), VOUT (35) / VOUT (29) VC1 Main Contrast Control Characteristics1 Measuring the amplitude output at OUT (29, 32, 35). The measured value is called VOUT (29, 32, 35). Main contrast control characteristics VC1 is calculated by the equation below: VC1 = 20log (dB)0.7 VOUT ∆VC1 Main Contrast Control Relative Characteristics1 Relative characteristics ∆VC1 is calculated by the equation below: ∆VC1 = VOUT (29) / VOUT (32) , VOUT (32) / VOUT (35) , VOUT (35) / VOUT (29) V C2 Main Contrast Control Characteristics2 Measuring condition and procedure are the same as described in VC1. ∆VC2 Main Contrast Control Relative Characteristics2 Measuring condition and procedure are the same as described in ∆VC1. VC3 Main Contrast Control Characteristics3 Measuring condition and procedure are the same as described in VC1. ∆VC3 Main Contrast Control Relative Characteristics3 Measuring condition and procedure are the same as described in ∆VC1. VSC1 Sub Contrast Control Characteristics1 Measure the amplitude output at OUT (29, 32, 35). The measured value is called VOUT (29, 32, 35). Sub contrast control characteristics VSC1 is calculated by the equation below: VSC1 = 20log (dB)0.7 VOUT ∆VSC1 Sub Contrast Control Relative Characteristics1 Relative characteristics ∆VSC1 is calculated by the equation below: ∆VSC1 = VOUT (29) / VOUT (32), VOUT (32) / VOUT (35), VOUT (35) / VOUT (29).

REJ03F0193-0201 Rev.2.01 Mar 31, 2008 Page 9 of 25 VSC2 Sub Contrast Control Characteristics2 Measuring condition and procedure are the same as described in VSC1. ∆VSC2 Sub Contrast Control Relative Characteristics2 Measuring condition and procedure are the same as described in ∆VSC1. VSC3 Sub Contrast Control Characteristics3 Measuring condition and procedure are the same as described in VSC1. ∆VSC3 Sub Contrast Control Relative Characteristics3 Measuring condition and procedure are the same as described in ∆VSC1. VMSC Main/sub Contrast Control Characteristics2 Measure the amplitude output at OUT (29, 32, 35). The measured value is called VOUT (29, 32, 35). Main/Sub contrast control characteristics VMSC1 is calculated by the equation below: VMSC1 = 20log (dB)0.7 VOUT ∆VMSC Main/sub Contrast Control Relative Characteristics2 Relative characteristics ∆VMSC1 is calculated by the equation below: ∆VMSC = VOUT (29) / VOUT (32), VOUT (32) / VOUT (35), VOUT (35) / VOUT (29) ABL1 ABL Control Characteristics1 Measure the amplitude output at OUT (29, 32, 35). The measured value is called VOUT (29, 32, 35), and is treated as ABL1. ∆ABL1 ABL Control Relative Characteristics1 Relative characteristics ∆ABL1 is calculated by the equation below: ∆ABL1 = VOUT (29) / VOUT (32), VOUT (32) / VOUT (35), VOUT (35) / VOUT (29) ABL2 ABL Control Characteristics2 Measuring condition and procedure are the same as described in ABL1. ∆ABL2 ABL Control Relative Characteristics2 Measuring condition and procedure are the same as described in ∆ABL1.

REJ03F0193-0201 Rev.2.01 Mar 31, 2008 Page 10 of 25 VB1 Brightness Control Characteristics1 Measure the DC voltage at OUT (29, 32, 35) with a voltmeter. The measured value is called VOUT (29, 32, 35), and is treated as VB1. ∆VB1 Brightness Control Relative Characteristics1 Relative characteristics ∆VB1 is calculated by the difference in the output between the channels. ∆VB1 = VOUT (29) − VOUT (32), VOUT (32) − VOUT (35), VOUT (35) − VOUT (29) VB2 Brightness Control Characteristics2 Measuring condition and procedure are the same as described in VB1. ∆VB2 Brightness Control Relative Characteristics2 Measuring condition and procedure are the same as described in ∆VB1. VB3 Brightness Control Characteristics3 Measuring condition and procedure are the same as described in VB1. ∆VB3 Brightness Control Relative Characteristics3 Measuring condition and procedure are the same as described in ∆VB1. FC1 Frequency Characteristics1 (f = 50 MHz) First, SG3 to 1 MHz is as input signal. Input a resister that is about 2 kΩ to offer the voltage at input pins (2, 6, 11) in order that the bottom of input signal is 2.5 V. Control the main contrast in order that the amplitude of sine wave output is 4.0 VP-P. Control the brightness in order that the bottom of sine wave output is 2.0 VP-P. By the same way, measure the output amplitude when SG3 to 50 MHz is as input signal. The measured value is called VOUT (29, 32, 35). Frequency characteristics FC1 (29, 32, 35) is calculated by the equation below: FC1 = 20log (dB)Output amplitude when inputted SG3 (1 MHz): 4 VP-P VOUT VP-P ∆FC1 Frequency Relative Characteristics1 (f = 50 MHz) Relative characteristics ∆FC1 is calculated by the difference in the output between the channels. FC1' Frequency Characteristics1 (f = 150 MHz) Measuring condition and procedure are the same as described in FC1, expect SG3 to 150 MHz. ∆FC1' Frequency Relative Characteristics1 (f = 150 MHz) Relative characteristics ∆FC1' is calculated by the difference in the output between the channels. FC2 Frequency Characteristics2 (f = 150 MHz) SG3 to 1 MHz is as input signal. Control the main contrast in order that the amplitude of sine wave output is 1.0 VP-P. By the same way, measure the output amplitude when SG3 to 150 MHz is as input signal. The measured value is called VOUT (29, 32, 35). Frequency characteristics FC2 (29, 32, 35) is calculated by the equation below: FC2 = 20log (dB)Output amplitude when inputted SG3 (1 MHz): 4 VP-P VOUT VP-P ∆FC2 Frequency Relative Characteristics2 (f = 150 MHz) Relative characteristics ∆FC2 is calculated by the difference in the output between the channels.

REJ03F0193-0201 Rev.2.01 Mar 31, 2008 Page 11 of 25 C.T.1 Crosstalk1 (f = 50 MHz) Input SG3 (50 MHz) to pin 2 only, and then measure the waveform amplitude output at OUT (29, 32, 35). The measured value is called VOUT (29, 32, 35). Crosstalk C.T.1 is calculated by the equation below: C.T.1 = 20log (dB)VOUT (35) VOUT (29, 32) C.T.1' Crosstalk1 (f = 150 MHz) Measuring condition and procedure are the same as described in C.T.1, expect SG3 to 150 MHz. C.T.2 Crosstalk2 (f = 50 MHz) Input SG3 (50 MHz) to pin 6 only, and then measure the waveform amplitude output at OUT (29, 32, 35). The measured value is called VOUT (29, 32, 35). Crosstalk C.T.2 is calculated by the equation below: C.T.2 = 20log (dB)VOUT (32) VOUT (29, 35) C.T.2' Crosstalk2 (f = 150 MHz) Measuring condition and procedure are the same as described in C.T.2, expect SG3 to 150 MHz. C.T.3 Crosstalk3 (f = 50 MHz) Input SG3 (50 MHz) to pin 11 only, and then measure the waveform amplitude output at OUT (29, 32, 35). The measured value is called VOUT (29, 32, 35). Crosstalk C.T.3 is calculated by the equation below: C.T.3 = 20log (dB)VOUT (29) VOUT (32, 35) C.T.3' Crosstalk3 (f = 150 MHz) Measuring condition and procedure are the same as described in C.T.3, expect SG3 to 150 MHz. Tr Pulse Characteristics1 (4 V P-P) Control the main contrast (00H) in order that the amplitude of output signal is 4.0 VP-P. Control the brightness (V30) in order that the Black level of output signal is 2.0 V. Measure the time needed for the input pulse to rise from 10% to 90% (Tr1) and for the output pulse to rise from 10% to 90% (Tr2) with an active probe. Pulse characteristics Tr is calculated by the equations below: Tr = √ [ (Tr2)2 − (Tr1)2 ] (ns) Tf Pulse Characteristics2 (4 VP-P) Measure the time needed for the input pulse to fall from 90% to 10% (Tf1) and for the output pulse to fall from 90% to 10% (Tf2) with an active probe. Pulse characteristics Tf is calculated by the equations below: Tf = √ [ (Tf2)2 − (Tf1)2 ] (ns) 100% 90% 10% Tr1 or Tr2 Tf1 or Tf2

REJ03F0193-0201 Rev.2.01 Mar 31, 2008 Page 12 of 25 VthCP Clamp Pulse Threshold Voltage Turn down the SG5 input level gradually from 5.0 VP-P, monitoring the waveform output. Measure the top level of input pulse when the output pedestal voltage turn decrease with unstable. WCP Clamp Pulse Minimum Width Decrease the SG5 pulse width gradually from 0.5 µs, monitoring the output. Measure the SG5 pulse width (a point of 1.5 V) when the output pedestal voltage turn decrease with unstable. PDCH Pedestal Voltage Temperature Characteristics1 Measure the pedestal voltage at 25°C. The measured value is called PDC1. Measure the pedestal voltage at temperature of −20°C. The measured value is called PDC2. Pedestal voltage temperature characteristics 1 is calculated by the equation below: PDCH = PDC1 − PDC2 PDCL Pedestal Voltage Temperature Characteristics2 Measure the pedestal voltage at 25°C. The measured value is called PDC1. Measure the pedestal voltage at temperature of 75°C. The measured value is called PDC3. Pedestal voltage temperature characteristics 2 is calculated by the equation below: P DCL = PDC1 − PDC3 OTr OSD Pulse Characteristics1 Measure the time needed for the output pulse to rise from 10% to 90% (OTr) with an active probe. OTf OSD Pulse Characteristics2 Measure the time needed for the output pulse to fall from 90% to 10% (OTf) with an active probe. Oaj1 OSD Adjust Control Characteristics1 Measure the amplitude output at OUT (29, 32, 35). The measured value is called VOUT (29, 32, 35), and is treated as Oaj1. ∆Oaj1 OSD Adjust Control Relative Characteristics1 Relative characteristics ∆Oaj1 is calculated by the equation below: ∆Oaj1 = VOUT (29) / VOUT (32), VOUT (32) / VOUT (35), VOUT (35) / VOUT (29) Oaj2 OSD Adjust Control Characteristics2 Measuring condition and procedure are the same as described in Oaj1. ∆Oaj2 OSD Adjust Control Relative Characteristics2 Measuring condition and procedure are the same as described in ∆Oaj1.

REJ03F0193-0201 Rev.2.01 Mar 31, 2008 Page 13 of 25 Oaj3 OSD Adjust Control Characteristics3 Measuring condition and procedure are the same as described in Oaj1. ∆Oaj3 OSD Adjust Control Relative Characteristics3 Measuring condition and procedure are the same as described in ∆Oaj1. VthOSD OSD Input Threshold Voltage Reduce the SG6 input level gradually, monitoring output. Measure the SG6 level when the output reaches 0 V. The measured value is called VthOSD. VthBLK OSD BLK Input Threshold Voltage Confirm that output signal is being blanked by the SG6 at the time. Monitoring to output signal, decreasing the level of SG6. Measure the top level of SG6 when the blanking period is disappeared. The measured value is called VthBLK. HBLK1 Retrace BLK Characteristics1 Measure the amplitude output is blanked by the SG7 at OUT (29, 32, 35). The measured value is called VOUT (29, 32, 35), and is treated as HBLK1. HBLK2 Retrace BLK Characteristics2 Measure the amplitude output is blanked by the SG7 at OUT (29, 32, 35). The measured value is called VOUT (29, 32, 35), and is treated as HBLK2. HBLK3 Retrace BLK Characteristics3 Measure the amplitude output is blanked by the SG7 at OUT (29, 32, 35). The measured value is called VOUT (29, 32, 35), and is treated as HBLK3. VthRET Retrace BLK Input Threshold Voltage Confirm that output signal is being blanked by the SG7 at the time. Monitoring to output signal, decreasing the level of SG7. Measure the top level of SG7 when the blanking period is disappeared. The measured value is called VthRET. SS-NV SOG Input Maximum Noise Voltage The sync's amplitude of SG4 be changed all white into all black, increase from 0 V P-P to 0.02 VP-P. No pulse output permitted. SS-SV SOG Minimum Input Voltage The sync's amplitude of SG4 be changed all white or all black, decrease from 0.3 VP-P to 0.2 VP-P. Confirm no malfunction produced by noise. VSH Sync Output High level Measure the high voltage at SyncOUT. The measured value is treated as VSH. VSL Sync Output Low Level Measure the low voltage at SyncOUT. The measured value is treated as VSL.

REJ03F0193-0201 Rev.2.01 Mar 31, 2008 Page 14 of 25 TDS-F Sync Output Delay Time1 SyncOUT becomes High with sync part of SG4. Measure the time needed for the front edge of SG4 sync to fall from 50% and for SyncOUT to rise from 50% with an active probe. The measured value is treated as TDS-F, less than 90 ns. TDS-R Sync Output Delay Time2 Measure the time needed for the rear edge of SG4 sync to rise from 50% and for SyncOUT to fall from 50% with an active probe. The measured value is treated as TDS-R, less than 90 ns. TDS-R Pedestal voltage TDS-F (50%)sync (50%) SG4 SyncOUT VOH D/A H Output Voltage Measure the DC voltage at D/A OUT. The measured value is treated as VOH. VOL D/A L Output Voltage Measure the DC voltage at D/A OUT. The measured value is treated as VOL. IAO D/A Output Current Range Electric current flow from the output of D/A OUT must be less than 1.0 mA. Electric current flow into the output of D/A OUT must be less than 0.4 mA. DNL D/A Nonlinearity The difference of differential non-linearity of D/A OUT must be less than ±1.0 LSB.

REJ03F0193-0201 Rev.2.01 Mar 31, 2008 Page 15 of 25 BUS Control Table (1) Slave address D7 D6 D5 D4 D3 D2 D1 R/W 1 0 0 0 1 0 0 0 = 88H (2) Each functions sub address Data Byte (Up: Bit, Information Down: Preset) Function Bit Sub Add. D7 D6 D5 D4 D3 D2 D1 D0 A07 A06 A05 A04 A03 A02 A01 A00 Main contrast 8 00H 0 1 0 0 0 0 0 0 A17 A16 A15 A14 A13 A12 A11 A10 Sub contrast R 8 01H 1 0 0 0 0 0 0 0 A27 A26 A25 A24 A23 A22 A21 A20 Sub contrast G 8 02H 1 0 0 0 0 0 0 0 A37 A36 A35 A34 A33 A32 A31 A30 Sub contrast B 8 03H 1 0 0 0 0 0 0 0     A43 A42 A41 A40 OSD level 4 04H 0 0 0 0 1 0 0 0     A53 A52 A51 A50 RE-BLK adjust 4 05H 0 0 0 0 1 0 0 0 A67 A66 A65 A64 A63 A62 A61 A60 D/A OUT1 8 06H 1 0 0 0 0 0 0 0 A77 A76 A75 A74 A73 A72 A71 A70 D/A OUT2 8 07H 1 0 0 0 0 0 0 0 A87 A86 A85 A84 A83 A82 A81 A80 D/A OUT3 8 08H 1 0 0 0 0 0 0 0 A97 A96 A95 A94 A93 A92 A91 A90 D/A OUT4 8 09H 1 0 0 0 0 0 0 0        AB0 Pedestal clamp INT/EXT SW 1 0BH 0 0 0 0 0 0 0 0 Note: Pedestal level INT/EXT SW 0 → INT 1 → EXT

REJ03F0193-0201 Rev.2.01 Mar 31, 2008 Page 16 of 25 I2C BUS Control Section SDA, SCL Characteristics Item Symbol Min. Max. Unit Min. input LOW voltage VIL −0.5 1.5 V Max. input HIGH voltage VIH 3.0 5.5 V SCL clock frequency fSCL 0 100 kHz Time the bus must be free before a new transmission can start t BUF 4.7  µs Hold time start condition. After this period the first clock pulse is generated t HD:STA 4.0  µs The LOW period of the clock tLOW 4.7  µs The HIGH period of the clock tHIGH 4.0  µs Set up time for start condition (Only relevant for a repeated start condition) t SU:STA 4.7  µs Hold time DATA tHD:DAT 0  µs Set-up time DATA tSU:DAT 250  ns Rise time of both SDA and SCL lines tr  1000 ns Fall time of both SDA and SCL lines tf  300 ns Set-up time for stop condition tSU:STO 4.0  µs Timing Chart tr, tf S VIH SDA SCL VIL VIH VIL SP S tHD: STA tLOW tHIGH tHD: DATtSU: DAT tBUF tSU: STA tSU: STO

REJ03F0193-0201 Rev.2.01 Mar 31, 2008 Page 17 of 25 Input Signal SG No. Signals SG1 Video signal (all white) Pulse with amplitude of 0.7 VP-P (f = 30 kHz). Video width of 25 µs. (75%) 33 µs

0.7 VP-P

0.3 VP-P

5 VTTL

Amplitude is partially variable. Amplitude is partially variable. (Amplitude is partially variable.) all white or all black variable. Sync's amplitude is variable. Sine wave amplitude of 0.7 VP-P f = 1 MHz, 50 MHz, 150 MHz (variable) 8 µs 3 µs 0.5 µs 5 µs 5 µs SG2 Video signal (step wave) SG3 Sine wave (for freq. char.) SG4 Video signal (all white, all black) SG5 Clamp pulse SG6 OSD pulse SG7 BLK pulse Video width of 25 µs. (75%) Pulse width and amplitude are variable. Note: f = 30 kHz

REJ03F0193-0201 Rev.2.01 Mar 31, 2008 Page 18 of 25 Test Circuit 123456789 1 0 1 1 1 2 1 3 1 4 1 5 1 6 1 7 1 8 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 M52743BSP

12 V out f/b f/b f/bbrt blk

blk R 12 V 12 V osd gnd B 12 V osd gnd abl NC 5 V syncosd gnd G SonG dac dac dac dacoutgnd gnd sda scl c/pout A A + + 100 OUT (35) OUT (32) OUT (29) D/A OUT1 D/A OUT2 D/A OUT3 D/A OUT4 SG7 SG5 C/P IN SW1 SW2 SW4 SW6 SW7 SW9 SW11 SW13 5 V IB 1 k SYNC OUT SG4 SG1 SG2 SG3 SG6 12 V I A 47 µ V15 0 to 5 V 47 µ 1 µ IN (6)IN (2) IN (11)SONG IN 100 k SDA SCL a ab ab ab ab ab ab ab ab abb V30 0 to 5 V 1 k 1 k 1 k SW27 SW19100 µH : Measure point Condenser: 0.01 µF (unless otherwise specified.) Units Resistance: Ω Capacitance: F Typical Characteristics Power Dissipation Pd (mW) Main Contrast Control Data Output Amplitude (VP-P) Main Contrast Control Characteristics 2800 400 800 1200 1600 2000 2400 2403 −20 0 25 50 75 100 125 150 00H FFH 1442 Ambient Temperature Ta (°C) Thermal Derating Sub contrast: Max

REJ03F0193-0201 Rev.2.01 Mar 31, 2008 Page 19 of 25 Input Sync Amplitude (VP-P) Sync Duty (%) Sync on Green input Min. Pulse Width Sync separate normal operating range Sub Contrast Control Data Output Amplitude (VP-P) Sub Contrast Control Characteristics Brightness Control Voltage (VDC) Output DC Voltage (VDC) Brightness Control Characteristics 00H FFH 012345 ABL Control Voltage (VDC) Output Amplitude (VP-P) ABL Characteristics OSD Adjust Control Data Output Amplitude (VP-P) OSD Adjust Control Characteristics 01234 5 0H FH Main contrast: Max Main contrast: Max Sub contrast: Max (Video duty = 75%) 100 k IN 1 µ +

REJ03F0193-0201 Rev.2.01 Mar 31, 2008 Page 20 of 25 Application Example 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 M52743BSP 110 V 100 1 k 1 k 0 to 5 V 1 k 100 µH DAC OUT × 4 CRT Cut off Adj 0.01 µ 0.01 µ 0.01 µ 0.01 µ0.01 µ 0.01 µ 3.3 µ 3.3 µ 3.3 µ 1 µ 0.01 µ 0.01 µ 0.01 µ 47 µ 47 µ 47 µ 1 k 7575 75 47 µ 100 k 0.01 µ 0.01 µ 0.01 µ

12 V 5 V

(R) INPUT (B) OSD IN (B) OSD IN (G) OSD IN (R) BLK IN (for OSD) ABL IN NC Sync Sep OUT INPUT (G) S ONG INPUT (for retrace) SDA SCL Clamp pulse IN 0 to 5 V * Circuit example of pin 6 and pin 7 same signal input note: Feed back is internal feed back Units Resistance: Ω Capacitance: F

REJ03F0193-0201 Rev.2.01 Mar 31, 2008 Page 21 of 25 Pin Description Pin No. Name DC Voltage (V) Peripheral Circuit Function

1 OSD BLK IN 

0.8 mA 2.7 V G B R Input pulses 3.7 to 5 V 1.7 V maximum Connected to GND if not used. INPUT (R) INPUT (G) INPUT (R) 2.5 2.5 V CP0.3 mA 2 k 2 k Clamped to about 2.5 V due to clamp pulses from pin 19. Input at low impedance. VCC1 (R) VCC1 (G) VCC1 (B) 12  Apply equivalent voltage to 3 channels. OSD IN (R) OSD IN (G) OSD IN (B) 2.7 V0.5 mA 1 k Input pulses 3.7 to 5 V 1.7 V maximum Connected to GND if not used. GND 1 (R) GND 1 (G) GND 1 (B) GND (5 V) GND 2 GND  

7 INPUT

(S on G) When open ≈ 2.5 V 500 3.2 V 1 k SYNC ON GREEN Input pin for sync separation. Sync is negative. Input signal at pin 7, compare with the reference voltage of internal circuit in order to separate sync signal. When not used, set to OPEN.

REJ03F0193-0201 Rev.2.01 Mar 31, 2008 Page 22 of 25 Pin Description (cont.) Pin No. Name DC Voltage (V) Peripheral Circuit Function 15 ABL IN When open 2.5 V 20 k 30 k1.2 k 0.5 mA 1.2 k 2.5 V ABL (Automatic Beam Limiter) input pin. Recommended voltage range is 0 to 5 V. When ABL function is not used, set to 5 V.

16 NC   

17 V CC (5 V) 5  

18 S on G Sep

Sync signal output pin, Being of open collector output type.

19 Clamp Pulse

2.2 V 0.15 mA Input pulses 2.5 to 5 V 0.5 V maximum Input at low impedance.

20 SCL 

(Serial clock line) VTH = 2.3 V

21 SDA 

(Serial data line) V TH = 2.3 V

REJ03F0193-0201 Rev.2.01 Mar 31, 2008 Page 23 of 25 Pin Description (cont.) Pin No. Name DC Voltage (V) Peripheral Circuit Function D/A OUT  D/A output pin. Output voltage range is 0 to 5 V, Max output current is 0.4 mA.

27 Retrace BLK

R G B 50 k 2.25 V Input pulses 2.5 to 5 V 0.5 V maximum Connected to GND if not used. EXT Feed Back (B) EXT Feed Back (G) EXT Feed Back (R) Variable 35 k OUTPUT (B) OUTPUT (G) OUTPUT (R) Variable A resistor is needed on the GND side. Set discretionally to maximum 15 mA, depending on the required driving capacity.

36 V CC2 12

Used to supply power to output emitter follower only.

30 Main

It is recommended that the IC be used between pedestal voltage 2 V and 3 V.

REJ03F0193-0201 Rev.2.01 Mar 31, 2008 Page 24 of 25 Application Method for M52743BSP Clamp Pulse Input Clamp pulse width is recommended above 15 kHz, 1.0 µs above 30 kHz, 0.5 µs above 64 kHz, 0.3 µs. The clamp pulse circuit in ordinary set is a long round about way, and beside high voltage, sometimes connected to external terminal, it is very easy affected by large surge. Therefore, the Figure shown right is recommended. EXT-Feed Back In case of application circuit example of lower figure, Set up R1, R2 which seems that the black level of the signal feed backed from Power AMP is 1 V, when the bottom of output signal is 1 V. M52743BSP Pre Amp input R Main brightness DC: 1 to 5 V R output Black level 1 to 5 V R Feed back Black level 1 to 5 V Power Amp Power Amp out EXT-Feed Back Application Circuit Notice of Application

  • Make the nearest distance between output pin and pull down resister.
  • Recommended pedestal voltage of IC output signal is 2 V.

REJ03F0193-0201 Rev.2.01 Mar 31, 2008 Page 25 of 25 Package Dimensions SDIP36-P-500-1.78 — JEDEC Code 3.0 36P4E Plastic 36pin 500mil SDIP Symbol Min Nom Max A b c E D L Dimension in Millimeters A1 0.51 3.8 0.4 0.5 0.6 0.9 1.0 1.3 0.65 0.75 1.05 0.22 0.27 0.34 31.3 31.5 31.7 10.85 11.0 11.15 1.778 12.7 3.0 0° 15° e 36 19 181 E ce1 A2A1 b2bb1e LA SEATING PLANE D Cu Alloy

Notes: 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document. 2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples. 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations. 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com ) 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document. 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products. 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above. 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below: (1) artificial life support devices or systems (2) surgical implantations (3) healthcare intervention (e.g., excision, administration of medication, etc.) (4) any other purposes that pose a direct threat to human life Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications. 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges. 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you. 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment. 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas. 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan http://www.renesas.com Refer to "http://www.renesas.com/en/network" for the latest and detailed information. Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473 Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632

Tel: <65> 6213-0200, Fax: <65> 6278-8001 Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510 RENESAS SALES OFFICES © 2008. Renesas Technology Corp., All rights reserved. Printed in Japan. Colophon .7.2