M51366SP RENESAS | Alldatasheet

Document overview

  • Manufacturer or author: Provided By www.digicamel.com(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 11

Technical content

Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp. The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself. Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices. Renesas Technology Corp. Customer Support Dept. April 1, 2003 7tENESAS Renesas Technology Corp.

MITSUBISHI ICs (TV) PLL-SPLIT VIF/SIF DEScHE TION ; ; PIN CONFIGURATION (TOP VIEW) The M51366SP is a semiconductor integrated circuit consisting of IF signal processor suitable for color TV sets ; AF AGC OUTPUT (REVERSE) [7] [3] VIDEO INPUT oe ae aed eta VIDEO NEGATIVE FEEDBACK [2] [2s] CONTROL OUTPUT The circuit includes VIF amplifier, Video detector, VCO, APC | EQUALIZER OUTPUT [3] i viDEO OUTPUT detector, AFT, video equalizer, IF/RF AGC, SIF detector, RF AGC DELAY [4] Vee (iF) fay j AFT COW SIF limiter and FM detector functions IFeARO rarer (1 = [Bl Apc Fitter 22) & [a eno wvco) FEATURES . 5 nee input { FB EB } vco con © A full synchronous detector circuit using PLL as video ono sit eS EM vec wey detector provides excellent DG, DP, 920 kHz beat and SIF det. INPUT [5] CONTROL FILTER cross color characteristics. Vee (SIF) [2] [is] AUDIO OUTPUT : at Po : LIMITER INPUT [3] fia) LIMITER OUTPUT e The PLL. SPLIT method in which video IF and audio IF BYPASS [al FM DETECTOR INPUT signal processings are separated and VCO output is used SIF det. OUTPUT [3] fg) AFT OUTPUT to obtain intercarrier provides good sound sensitivity and reduces buzz. In consumer sets, intercarrier is also available from the video detector output. Outline 30P4B @ Built-in video equalizer is suitable for VCRs and color TV sets equipped with video output terminals. APPLICATIONS. @ The quadrature detector circuit for FM detector has good ~—‘TV sets, VCR tuners linearity, and it is possible to eliminate necessity of adjustment. RECOMMENDED OPERATING CONDITIONS Rated supply voltage sarc. suctessecusneniatssetneesenn OV BLOCK DIAGRAM ra Sh oo Lrren VIDEO OUTPUT AFT Coll NFER YO Sok treGr . obTeUT ' @4 GND (veo) CONTROL ———s OueuT @ ia <= GD vee (veo) FM DETECTOR nook PHA VIDE . pur ((@ AFT OUTPUT BE || (were IH wiveatea| | [OeTECTOR Ff [lunarer ' ! —— [unter GND (SIF) AMPLIFIER EQUALIZER, RE IE f GND (SIF) (0) p | LIMITER H 1ST IF. SIE [] G5) SIF_set. RE AGC OUTPUT AMEURIER | [JDELECTON OuTPUT reverse) 0) [] H VIDEO EQUALIZER RF AGC bry ec page omenl ‘SIF _det. LIMITER BYPASS NEGAT! iT IE AGC IF INPUT NEGATIVE “OUTPUT DELAY IF AGC INPUT INPUT 7tENESAS > 198

MITSUBISHI ICs (TV) PLL-SPLIT VIF/SIF ABSOLUTE MAXIMUM RATINGS _ Ratings | Ps | Power dissipation 1250 =20~75 = 40~125 [Suroe | Electrostatic discharge | +200 ELECTRICAL CHARACTERISTICS (Ta = 25°C, VCC = 8V, unless otherwise noted) VIF SECTION Test Test_conditions ‘Symbol Parameter [88] °" | inout signal fester! power woeivG] x Switches should Unit point decay beta ts 1 Typ. | Max. | toc over | Circuit current (VIF) [7] ai] = | - [3 | - [= [Swi =2sw2=3 [33 [45 [57 | ma | | Vea | wate eestor ant oe vive [1 [TPO] = | = [3 [0 [= [Sw2=3sw3=2 [34 [375 | 4i[ v_| | V3 vies ateter saot ewe? [1 [TPZ] — | - [3 | 0 | = [Sw2=3sw3=2 | 43 [47] it Vv | | Vo aett_| Video detector outeut 1] 1 |TPg|sci] — [3 | ~ { - [sw2=3 [1.15 [145 [1.75 | Ver | | Vo eetz | Video detector outout 2/1 |TP2|sci] — | 3 | - | —|sw2=3 [P/N [Video S/N |i [rPro|sa2j - | 3 [— | — [sw2=3sw6=2 wenl so; se{ | B | | Bw | video troanney ceracteriaties [1 TPO|SG3] - [3 | - [= Tsw2=3 ote | 50 | 65] | MHz | | Vin cniny | Input sensitivity | 1 [tPajsc4] = [3 [= [= [sw2=3 ote 3)! | 46 | 51 | Bu | | Vin max | Maximum allowable input| 1 |TP9|sGs] - [3 | - | [sw2=3 ote 4)| To7 | Tio [| [a8 | [GR [AGC control rance |i] ~ [= [= | - |= T=] (ote 5] 58 [64 [Te | IF AGC maximum voltage| 1 [TP3[ - | - [73 | - | = [sw2=3 | 6s[ se { y v | ‘LV. cooasus] TF ABC voltage 60d u) [1 [TP3/sce] — | 3 | | — |sw2=3 | Vi | IF AGC minimum voltage | [TP3|sc7| — [3 | - | — [sw2=3 SIF det, 4.5MHz a pros [seas lend 0 [faa [me wf nea SIF det, 45MHz . [ve se | Shae muy |! P4020] | - | - [owas [| se | to [aos | | Vie | AFT output voltage [1 |TP5| — | = [3 [0 | = [sw2=3 | u___| AFT detector sonsiwity [7 [TP5|scio]| - [3 [- |= [sw2=3 (ote 6)| 48 | 70 | 92 |nv/eie| | View [AFT maximum voltage |1[TP5|scioj| - [3 | - | = |sw2=3 (Note D| 8 | a7| | Vv | | Vie. [AFT minimum voltage |7[TPS|ssio] — | 3 |= | - [sw2=3 (Note | | o38 | 70] v_| | Vin | RF AGC maximum voitese [7 [TPi|sG2| - | 2 |= | = [sw2=3 [eo] 78] | Vv} | Vii | RF AGC minimum voltage [7 [TPI{sGal~["4 | = | - [sw2=3 [fof ot Vv] Capture range (U) _ [1 [rpafsaiif = | 3 [= | = [sw2=3 (Note | 05 [1.0 [| Miz | | CU-Li “| Capture renge (Ly |i [rP9|scri[ = [3 | |= |sw2=3 (ote “| 12 | 1.7 |_| Mie | | cL-T | Capture ranoe Mt] - [= |= | - [= |=] (Note “1)] 20 [27 [| Miz | | CL-U2 | Capture range (U)__|1 [TP9[sori[ = | 3 | = | = [Sw2=3sw5=2 ww] 045 | 1.0 | 160 | Mur | | OL-L2 | Capture range (L) [1 |TPa|ssit| — [3 |= | = [sw2=3sw5=2 eco! 0.95 | 1.5 | 2.05 | MHz | Lock detector ‘SW2 = 3,SW3,4,5 = 2 [vem | est ete [#9 =| =| 3 | 5 fond ios ia] 2° | 40 a4] v | Minimum voltage mand SW2 = 35W3,4,5 =2 Ve. | at pin@ I = I-[- [2 [51 ; (ote 13) Vv — RENESAS

MITSUBISHI ICs (TV) - : PLL-SPLIT VIF/SIF © nD “VIF SECTION (cont.) atest Test conditions Symbol Parameter lea] | tee sant sens! oer spine] Switches. should Tyo. Unit “Pe'** VIF [SIFT] Vi | V7 |V20| usually be set to | " . EQ frequency TPS _ : fe [SRS fled [=] Joona oonol on | a] | | EQ frequency TPS . fx Store » [slo =[a [=| aa oon) [or] ve] | EQ frequency TPO ” FO3 Gancu a Bay 3 SW2=3 (Note 14) 145 fm mmsiven pfs [of E gl @ | | || [os [os —SSCSS—=*S i fa |seief = |S [= [= [sw2=3 Wowie [| 2 | 6 | % | [orp [or ——SS—=«* trp afson6] - [3 | - [- [sw2=3 Woteté)[ [25 | deo. | Black spot inverter ‘SW2 = 3,SW3 = 2 Ver | threshold level [sree bs [ = | 2 bed = | (Note 172) | Voc. | Black spot inverter tP2|sc1 Sw2=3SW3=2 | 47 47] Vv clamp level (Note 17) Syne tip level at pin @ [i [TP2|sc2| = | 3 | = | - [Sw2=3 VIF input resistance [2|"Joowu{ = | 3 | = | = | [foes [ke | [Cin wy | VIF input capacitance [2] feowu{ = | 3 | = | = | [st oF | | Rin sy | SIFT input resistance [2] | = loweul 3 | = | = | [ait ke | [Gin cs» [SIFT intout capacitance [2] | = Joweu] 3 | = T= | Lo 2st oF | SIF SECTION 4] test Test_conditions Symbol Parameter J23|_ °°" [input signal Eaters! oer selva] x Switches should Unit S)peint Sir [Vi | V7 [Vz0] usually be set to 1 Typ. | Max. Circuit current SIF) [1] az] = | 0 | = | = [swi=3sw2=2 [50 | 72 | 94 | mA | | Vie | AF output DC voltage [i[7Pé] = | 0 | = | = [Swi=3 [41 | 47] 53 Vv | | Voarmax | Maximum AF outout_|1|TP6| sci7_| 0 | - | = [swi=3 | 530_| 680 [830 _[mVims| | THDar | AF output distortion [7 [TPS] se2i_| 0 | = | - [Swi =3 [oa T 2 [ % | | Vin lim)| Inout limiting sensitivity [1 [TPG] scié_ | O | - | - [Swi=3 ote 18) [| 38 | 46 | Bu | [AMR [AMR [i |tp6] “scia_ | Oo | = | = [swi=3 Woteis)[ 50 [ 60 | | 8 | S/N AF S/N [ifreey sco To [= | = [swi=3 ote 20)[ 60 [75 [ [8 | ee 2tENESAS a

MITSUBISHI ICs (TV) M51366SP s PLL-SPLIT VIF/SIF ee ELECTRICAL CHARACTERISTICS TEST METHOD Note7. AFT maximum voltage “Visx” ~"* Note1. Video S/N “P/N” a.Maximum DC voltage in the above figure is defined a.Input SG6 in VIF IN. as Vici. b. The noise appearing at pin @ is determined by measur- Note8. AFT minimum voltage “Vie.” ing the r.m.s. voltage at TP10 through low pass filter a.Minimum DC voltage in the above figure is defined (-3dB at 5MHz). as Viet. Vodet 1 (Vee) x 0.7 Note9. Capture range (U) “CL-U-1,” “CL-U-2” c.PIN = 20 log {hase Wim} a.Input SG11 in VIE IN and increase the frequency till where Vodet 1 denotes video detection output 1. VCO lock is released. Note2. Video frequency characteristics “Bw” b.Decrease the frequency of SG11 and the frequency a.Set SG3 as follows: at which VCO locks again is defined as fv (MHz) fi = 45.75MHz Vi = 90dBu mixed signal c.Capture range (U) is defined as fv - 45.75 (MHz). fz = 45.75MHz Vi = 70dBu } 9 Note10. Capture range (L) “CL-L-1,” “CL-L-2” a.Input SG11 in VIF IN and decrease the frequency until b.Measure element of 1MHz at TP9 at this time and VCO lock is released. it is defined as V1. b.Increase the frequency of SG11 and the frequency at c. Decrease the frequency until element (fi-f2) becomes which VCO locks again is defined as ft (MHz). 3dB smaller than Vi and then, read the frequency. c.Capture range (L) is defined as 45.75 - fi (MHz) d.Bw = 45.75 - fz (MHz) Note11. Capture range (T) “CT-T” Note3. Input sensitivity “Vin (min)” a."CL-T" is defined as “CL-U-1" + “CL-+L-1" (MHz). a.Input SG4 in VIF IN. Note12. Lock detector threshold voltage “Vzori” b. Decrease the SG4 level and the fevel at which detector a.Set the voltage at Vz0 to 3V and observe TPS. output at pin @ reaches 3dB smaller than Vodet 1 b. Increase the voltage at Vz0 and the point at which TP8 is defined as input sensitivity. voltage changes drastically is defined as V2or (threshold Note4. Maximum allowable input “Vin (max)” 1V). a.Set SG5 to 90dBy and input it in VIF IN. b.Detector output at pin @ at this time is defined as as V2. VOLTAGE c.Increase the SG5 and the voltage at which detector output reaches 3dB smaller than V2 is defined as veo. maximum allowable input. = Note5. AGC control range “GR” on a.AGC control range is defined as follows: Voorn GR = Maximum allowable input - Input sensitivity Note6. AFT detector sensitivity “\\:” Note13.Minimum voltage at pin @ “Vz0.” a.Input SG10 in VIF IN. a.Minimum voltage in Note12 is defined as Vza. b.Measure difference of frequency between 3.0V and — Note14.EQ frequency characteristics “FC1”, “FC2", 6.0V of DC voltage at TPS and it is defined as Af. “FC3" c.AFT detector sensitivity u is defined as follows: a.Input SG12, SG13 or $G14 in VIF IN y= 3000mY (mvj) b. Measure the level of element (fi-fa) at TPQ and it is ‘Af (kHz) defined as Veo ww (d3p) c.Measure the level of element (fi-f2) at TP2 and it is wa af defined as Vea our (dBp). ev d.EQ frequency characteristics is defined as follows: FC1~3 = Vea out - Veo in (dB) Note15.Intermodulation “IM” nv a.Input SG15 in VIF IN. b. Observe TP9 with oscilloscope, and adjust the voltage Mle of Ve so that the minimum level of detector output Bie ¥ (MHz) waveform will come to 2V. 196 7tENESAS

MITSUBISHI ICs (TV) - PLL-SPLIT VIF/SIF c. Observe TP9 with spectrum analyzer, and the ratio of Note20.AF S/N “S/N” “"" the 920kHz level to the 3.58MHz level is defined as a.Input SG20 in SIF2 IN. intermodulation. b.Measure the output voltage at TP6 and it is defined as Vn. c.AF S/N is defined as follows: Vo as max (mVrms) av %*¢ Amplitude level of all AM modulated waves is the peak level of modulated waves. Note16.DG, DP “DG, DP” * The following is used for the mixer: a. Modulated waves of SG16 is generated by 87.5% video modulation of the 10-step waves as shown in the figure { below. S25 b.Measure DG and DP at TP9 with vectorscope. q HW —0 L 2B | s 10% I 2 “ 100% © With Vco coil, IF AGC OV and non-input condition, adjust free run frequency to 45.75MHz. SUB-CARRIER 3.58MHz 40% . Note17. Black spot inverter threshold level and clamp level “Vs TH, Ve cu” a.Input SG1 in VIF IN b.By varying Vs, output the waveform as shown in the figure below to TP2 and measure each DC voltage. TEST POINT Note18.Input limiting sensitivity “Vin im)” a.Set SG18 to 80dBy and input it in SIF2 IN. b. Decrease the output level of SG18 until detector output at TP6 becomes 3dB smailer than Vo ar Max. The tevel of SG18 at this time is defined as input limiting sensitivity. Note19. AMR “AMR” a.Input SG19 in SIF2 IN b.Measure the output voltage at TP6 and it is defined as Vam. c.AMR is defined as follows: _ Vo ae max (mVrms) AMR = 20 tog (may | (28) re 2ENESAS > 199

MITSUBISHI ICs (TV) PLL-SPLIT VIF/SIF iil INPUT SIGNAL 17.8% Video eedilation for46, 75a Vi-90d8u. 77. Texan (275 Nise salevon f1 = 45,.75MHz Vi = 90dB u i: fe= 40s 6MHz Viz TOdB u } Tixed sional fo= 45.75MHz Vi=Vaviable fm=20kHz 77.78% AM fo = 45,75MHz_Vi = Vaviable fm = 20kHz 16%AM | S6o_[ fo= 41.25MHz Vi=80dB fo = 45.75MHz + 5MHz Vi=90dB fo=45, 75MHz +5MHz Vi=90dB u_fa=20kHz 77. TXAM fi = 45.75MHz Vi = 90dB y 5 | sor2| fe= db 25Miz i= 60d8 uJ Mixed sional fi = 45.75MHz Vi=90dB un] fe= 42.78MHz Vi = 6008» } Ted sional f1 = 45.75MHz Vi = 90dB a . f1 = 45,75MHz Vi = 90d8 $G15 | f2 = 42.17MHz Vi = 80dB } wines signal fa = 41.25MHz Vi = 80dB w $616 | 0 = 45.75MHz Standard 10-step wave modulation m = 87.5% Video modulation Syne chip level 90dBu fo = 45MHz =25kH2 dev Vi=1000B u fm =400H2 SG18 | fo = 45MHz +25kHZ dev Vi=Vaviable fm =400H2 fo = 4.5MHz Vi = 100dB u 30%AM fm = 400Hz ee 2-200 2tENESAS

MITSUBISHI ICs (TV) . PLL-SPLIT VIF/SIF _. TEST CIRCUIT 1 Veo P9 : ? 2k 560 2 TP10 had, ao ?¢{) fl a7} $6 . sf TP6 4.5MH = S52 0018 u DSRIMINATOR 910 la LOTS 4 CDAMC20 12 ug if v5 O47 Loot w Bs 4 Vee 4.5MH: ome 47 2\\| is ES 330 $ TRAP “4 *92| 7: 300k 3B a7. Jop The | S=p220] aid 7 veo o| [oorsl 300k M51366SP LJ Rela [J Ts] a bo Ty] babs 4 P 2 TP1 o—{68 uf vec 6 | 3 tw 0.01 u — ? x an 3 \\s Gor” 7 | 3270 | | (OOS frit goeuf (fo2 ul i ee ee \\ Fo. 50 50 1P4 51k I Licey 0.1 “iso 2 © £0 sirzin th 0.01 n| * 001 uf + 47a ” eu TAT ty a Beau Ty —a 1 al s2 30 “y 30 ° Voc ° 22 2 wo Units Resistance : @ Capacitance : F TEST CIRCUIT 2 Vec = 98V 0 0.01 w 0.01 a 0.01 ae it Poors eo] fl a) fer] es) feel fea) Bs) Al ev) el fal [ral (| fl M51366SP CAAA Ce el te ets eos 0.01 u Vio tg Bo 001 10k 7 [7 10477 0.01 un ° al ee ns 5 an Units Resistance : Q Capacitance : F ne 7tENESAS > 201

MITSUBISHI ICs (TV) M51366SP . PLL-SPLIT VIF/SIF ue TYPICAL CHARACTERISTICS . ‘THERMAL DERATING (MAXIIMUM RATING) 1.4) sae ttt = | INL TT I oft | KI | I es t| | IN I | i : ott | | th ott | | i -20 0 25 50 7 100 125 - AMBIENT TEMPERATURE Ta (°C) APPLICATION EXAMPLE Vee 9Vo ary ia 4H OUT our ath a Bh eh ca ce a ah peti] Chest oerEtronl— co RE lg > ES a! MPLIFIER| |DETECTOR} Torte Poe wh cal tm Tuner a — zRENESAS

MITSUBISHI ICs (TV) M51366SP PLL-SPLIT VIF/SIF . _ DESCRIPTION OF PIN 9 ° a Ww 2 Fa 5 ib. Pe) Beet fae = a 4 - Lay ET a g 3 2 : eco ie * g Foe . Ty he an - cour y vy © 200 = nel Pi SATE) in i fe} G # = ® ® as 8 8 =f fd ve ~* ria | | Bee) | i oe an C8 = FG) Brel = m4 Pa Ln a i) DB | | PR Po) LR ae a a ee Q © ie 8 z 3 a % 3 Bs g & & zo 8B 2 oe ztENESAS —

MITSUBISHI ICs (TV) M51366SP PLL-SPLIT VIF/SIF PRECAUTIONS FOR APPLICATION ~*~ Note: @ Amplitude level of all AM modulated waves shall be the peak level of modulated waves. @ The following is used for the mixer: @ With Vco coil, IF AGC OV and non-input condition, adjust free run frequency to 45.75MHz. ’ ee one zENESAS