M36W0R6040T0 STMICROELECTRONICS | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 18
Technical content
64 Mbit (4Mb x16, Multiple Bank, Burst) Flash Memory
Figure 1. Package
memory to be active at the same time. (8x10mm, 8x10 ball array, 0.8mm pitch) package. (Restriction of Hazardous Substances) directive. Figure 2. Logic Diagram Table 1. Signal Names
Figure 3. TFBGA Connections (Top view through package)
M36W0R6040T0, M36W0R6040B0 SIGNAL DESCRIPTIONS See Figure 2., Logic Diagram and Table 1., Signal Names , for a brief overview of the signals connect- ed to this device. Address Inputs (A0-A19).Addresses A0-A19 are common inputs for the Flash Memory and PSRAM components. The Address Inputs select the cells in the memory array to access during Bus Read operations. During Bus Write operations they control the commands sent to the Command Interface of the Flash memory Program/Erase Controller, and they select the cells to access in the PSRAM. The Flash memory is accessed through the Chip Enable signal (EF) and through the Write Enable (W F) signal, while the PSRAM is accessed through two Chip Enable signals (E1P and E2P) and the Write Enable signal (WP). Address Inputs (A20-A21).Addresses A20-A21 are inputs for the Flash memory component only. The Flash memory is accessed through the Chip Enable signals ( EF) and through the Write Enable (W F) signal. Data Input/Output (DQ0-DQ15). For the Flash memory, the Data I/O outputs the data stored at the selected address during a Bus Read operation or inputs a command or the data to be pro- grammed during a Write Bus operation. For the PSRAM, the Upper Byte Data Inputs/Out- puts carry the data to or from the upper part of the selected address during a Write or Read opera- tion, when Upper Byte Enable (UBP) is driven Low. Likewise, the Lower Byte Data Inputs/Outputs car- ry the data to or from the lower part of the selected address during a Write or Read operation, when Lower Byte Enable (LBP) is driven Low. Flash Chip Enable (EF). The Chip Enable in- puts activate the memory control logics, input buff- ers, decoders and sense amplifiers. When Chip Enable is Low, VIL, and Reset is High, VIH, the de- vice is in active mode. When Chip Enable is at VIH the Flash memory is deselected, the outputs are high impedance and the power consumption is re- duced to the standby level. Flash Output Enable (G F). The Output Enable pins control data outputs during Flash memory Bus Read operations. Flash Write Enable (W F). The Write Enable controls the Bus Write operation of the Flash memories’ Command Interface. The data and ad- dress inputs are latched on the rising edge of Chip Enable or Write Enable whichever occurs first. Flash Write Protect (WP F). Write Protect is an input that gives an additional hardware protection for each block. When Write Protect is Low, VIL, Lock-Down is enabled and the protection status of the Locked-Down blocks cannot be changed. When Write Protect is at High, VIH, Lock-Down is disabled and the Locked-Down blocks can be locked or unlocked. (Refer to Lock Status Table in M58WR064F(T/B) datasheet). Flash Reset (RPF). The Reset input provides a hardware reset of the memory. When Reset is at VIL, the memory is in Reset mode: the outputs are high impedance and the current consumption is reduced to the Reset Supply Current IDD2 . Refer to Table 6., Flash Memory DC Characteristics - Cur- rents, for the value of IDD2 . After Reset all blocks are in the Locked state and the Configuration Reg- ister is reset. When Reset is at VIH, the device is in normal operation. Exiting Reset mode the device enters Asynchronous Read mode, but a negative transition of Chip Enable or Latch Enable is re- quired to ensure valid data outputs. The Reset pin can be interfaced with 3V logic with- out any additional circuitry. It can be tied to V RPH (refer to Table 7., Flash Memory DC Characteris- tics - Voltages). Flash Latch Enable (LF).Latch Enable latches the address bits on its rising edge. The address latch is transparent when Latch Enable is Low, VIL, and it is inhibited when Latch Enable is High, VIH. Latch Enable can be kept Low (also at board level) when the Latch Enable function is not required or supported. Flash Clock (KF).The Clock input synchronizes the Flash memory to the microcontroller during synchronous read operations; the address is latched on a Clock edge (rising or falling, accord- ing to the configuration settings) when Latch En- able is at VIL. Clock is don't care during Asynchronous Read and in write operations. Flash Wait (WAITF).WAIT is a Flash output sig- nal used during Synchronous Read to indicate whether the data on the output bus are valid. This output is high impedance when Flash Chip Enable is at V IH or Flash Reset is at VIL. It can be config- ured to be active during the wait cycle or one clock cycle in advance. The WAITF signal is not gated by Output Enable. PSRAM Chip Enable (E1P).When asserted (Low), the Chip Enable, E1P, activates the memo- ry state machine, address buffers and decoders, allowing Read and Write operations to be per- formed. When de-asserted (High), all other pins are ignored, and the device is put, automatically, in low-power Standby mode. PSRAM Chip Enable (E2P).The Chip Enable, E2P, puts the device in Deep Power-down mode when it is driven Low. This is the lowest power mode.
M36W0R6040T0, M36W0R6040B0 PSRAM Output Enable (GP).The Output En- able, GP, provides a high speed tri-state control, allowing fast read/write cycles to be achieved with the common I/O data bus. PSRAM Write Enable (W P).The Write Enable, W P, controls the Bus Write operation of the mem- ory. PSRAM Upper Byte Enable (UB P).The Upper Byte Enable, UBP, gates the data on the Upper Byte Data Inputs/Outputs (DQ8-DQ15) to or from the upper part of the selected address during a Write or Read operation. PSRAM Lower Byte Enable (LB P).The Lower Byte Enable, LBP, gates the data on the Lower Byte Data Inputs/Outputs (DQ0-DQ7) to or from the lower part of the selected address during a Write or Read operation. V DDF Supply Voltage.VDDF provides the power supply to the internal core of the Flash memory component. It is the main power supplies for all Flash memory operations (Read, Program and Erase). VDDP Supply Voltage. The V DDP Supply Volt- age supplies the power for all operations (Read or Write) and for driving the refresh logic, even when the device is not being accessed. VDDQ Supply Voltage. VDDQ provides the power supply for the Flash Memory and PSRAM I/O pins. This allows all Outputs to be powered indepen- dently of the Flash Memory and PSRAM core pow- er supplies: VDDF and VDDP , respectively. VPPF Program Supply Voltage. VPPF i s b o t h a Flash Memory control input and a Flash Memory power supply pin. The two functions are selected by the voltage range applied to the pin. If V PPF is kept in a low voltage range (0V to VDDQ ) VPPF is seen as a control input. In this case a volt- age lower than VPPLKF gives an absolute protec- tion against Program or Erase, while VPPF > VPP1F enables these functions (see Tables 6 and 7, DC Characteristics for the relevant values). VPPF is only sampled at the beginning of a Program or Erase; a change in its value after the operation has started does not have any effect and Program or Erase operations continue. If V PPF is in the range of VPPHF it acts as a power supply pin. In this condition VPPF must be stable until the Program/Erase algorithm is completed. VSS Ground. VSS is the common ground refer- ence for all voltage measurements in the Flash (core and I/O Buffers) and PSRAM chips. Note: Each Flash memory device in a system should have its supply voltage (VDDF ) and the program supply voltage VPPF decoupled with a 0.1µF ceramic capacitor close to the pin (high frequency, inherently low inductance capaci- tors should be as close as possible to the package). See Figure 6., AC Measurement Load Circuit. The PCB track widths should be sufficient to carry the required V PPF program and erase currents.
which would result in a data bus contention. Figure 4. Functional Block Diagram
16 Mbit
64 Mbit
Table 2. Main Operating Modes
- LF can be tied to VIH if the valid address has been previously latched.
- WAIT signal polarity is configured using the Set Configuration Register command. Refer to M58WR064F(T/B) datasheet for details.
M36W0R6040T0, M36W0R6040B0 FLASH MEMORY DEVICE The M36W0R6040T0 and M36W0R6040B0 con- tain a 64Mbit Flash memory. For detailed informa- tion on how to use it, see the M58WR064F(T/B) datasheet which is available from your local STMi- croelectronics distributor. PSRAM DEVICE The M36W0R6040T0 and M36W0R6040B0 con- tain a 16Mbit PSRAM. For detailed information on how to use it, see the M69AR024B datasheet which is available from your local STMicroelec- tronics distributor.
Table 3. Absolute Maximum Ratings and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU.
Table 4. Operating and AC Measurement Conditions Figure 5. AC Measurement I/O Waveform Figure 6. AC Measurement Load Circuit Table 5. Device Capacitance Note: Sampled only, not 100% tested.
Table 6. Flash Memory DC Characteristics - Currents Note: 1. Sampled only, not 100% tested.
- VDDF Dual Operation current is the sum of read and program or erase currents.
4 Word 7 16 mA
8 Word 10 18 mA
16 Word 12 22 mA
4 Word 8 17 mA
8 Word 11 20 mA
16 Word 14 25 mA
Table 7. Flash Memory DC Characteristics - Voltages Table 8. PSRAM DC Characteristics
- The minimum DC voltage on input or I/O pins is –0.3V. During voltage transitions, inputs may undershoot VSS by 1.0V for periods
Figure 7. Stacked TFBGA88 8x10mm - 8x10 active ball array, 0.8mm pitch, Package Outline Note: Drawing is not to scale. Table 9. Stacked TFBGA88 8x10mm - 8x10 ball array, 0.8mm pitch, Package Mechanical Data
Table 10. Ordering Information Scheme Microelectronics Sales Office nearest to you.
M36W0R6040T0, M36W0R6040B0
REVISION HISTORY
Table 11. Document Revision History Document status promoted from Target Specification to full Datasheet.
M36W0R6040T0, M36W0R6040B0 Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics. ECOPACK is a registered trademark of STMicroelectronics. All other names are the property of their respective owners © 2004 STMicroelectronics - All rights reserved STMicroelectronics group of companies Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America