M21218

212X8-DSH-001-B MA-COM | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 18

Technical content

Features

 HD and SD operation (M21218)  SD operation (M21208)  Pin compatible to GS9068/9068A (M21208)  Pin compatible to GS1528/1528A (M21218)  800 mVp–p single ended output swing (typical)  1600 mVp–p maximum single ended output swing  SD/HD Slew Rate control (M21218)  2.5V or 3.3V supply  Low P DISS (122 mW @ 2.5V, 144 mW @ 3.3V)  Extended temperature range: -10 °C to 85 °C  RoHS package M21208/M21218 SD and HD/SD-SDI Digital Video Cable Drivers

212x8-DSH-001-B Mindspeed Technologies® ii Mindspeed Proprietary and Confidential

Ordering Information

Part Number Data Rates Supported Package Operating Temperature M21208G-xx* 143–540 Mbps SOIC—8 pin -10 °C to 85 °C M21218G-xx* 143–1485 Mbps SOIC—8 pin -10 °C to 85 °C * Consult the Mindspeed price list for exact part number when ordering. * The letter “G” designator after the part number indicates that the device is RoHS-compliant. Refer to www.mindspeed.com for additional information. This device is backward compatible with existing 225 °C reflow profiles.

Revision History

Revision Level Date Description B Release April 2007 Updated ordering information. Modified text in Section 1.2.2 to indicate that RSET must be used. SD/HD changed to pull-up in Table 1-2. DCD figure changed in Table 2-6 and Table 2-7. A Release February 2007 Production Release. Combined M21208 and M21218 data sheets (21208-DSH-001-A and 21218-DSH-002-A). Changed maximum output swing to 1600 mV. Removed 1.8V operation. Updated Tables 1-1, 2-2, 2-3, and 2-7.

212x8-DSH-001-B Mindspeed Technologies® iii Mindspeed Proprietary and Confidential Table of Contents

212x8-DSH-001-B Mindspeed Technologies® v Mindspeed Proprietary and Confidential List of Tables

212x8-DSH-001-B Mindspeed Technologies® 1 Mindspeed Proprietary and Confidential

1.0 Functional Description

1.1 General Nomenclature

Through out this data sheet, physical pins will be denoted in BOLD print.

1.2 Features

1.2.1 HD-SDI and SD-SDI Slew-rate Selection

The output slew rate of the M21218 is selectable to conform with the different SD-SDI and HD-SDI specifications. With SD/HD = Low, the high-definition (1485 Mbps) slew rate is typically 100 ps. The slew rate will vary depending on the output matching network and BNC connector used. With SD/HD = High, for standard definition (143 to 540 Mbps) applications, the slew rate is typically 600 ps, which is compliant with SMPTE 259M and SMPTE 344M. The M21208 has no control over slew rate; this is set at the SD requirement.

1.2.2 Output Amplitude Adjustment

For SMPTE compliance, an external 750Ω ±1% resistor at RSET to AVDD is recommended for a swing level of 800 mV within a tolerance that is less than ±7%. The output amplitude can also be adjusted to range from 500 to 1600 mV using the following formula: Output Swing = (600 / RSET) mVp–p [RSET in kΩ] (in mVpp, single-ended) The actual swing is set as a function of the IC supply voltage and external termination voltage as shown in Table 1-1. For a 2.5V minimum termination voltage, the IC can be SMPTE compliant for all supply voltages. In applications where a lossy matching or splitting networks are used, the M21208/M21218 offers additional gain for up to 1600 mV output swings, so the output after the lossy network can be SMPTE compliant. For single-supply 3.3V operation, the swing range is compatible with the GS9068/GS9068A and GS1528/1528A. Table 1-1. Output Swing vs. Supply and Termination Voltage AVDD (V) AVDDTERM (V)* Maximum Swing (Single-ended mVp–p) Minimum Swing (Single-ended mVp–p) 2.5–3.3V 3.3V 1200 mV 500 mV 2.5–3.3V 5.0V 1600 mV 500 mV * ±5% tolerance allowed for AVDDTERM.

212x8-DSH-001-B Mindspeed Technologies® 2 Mindspeed Proprietary and Confidential

1.3 Pin Definitions

1.3.1 High-speed Inputs

The M21208/M21218 are designed to be operated with input signals as low as 100 mV or up to 2000 mV differential peak to peak. The M21218 requires external termination resistors to minimize high-speed reflections. The M21208 and M21218 are designed as pin compatible replacements to the GS9068/9068A and GS1528/1528A cable drivers, respectively, and the recommended input circuits are shown in Figure 1-1 and 1-2. Figure 1-1. Typical Input Circuit—AC Coupled Figure 1-2. Typical Input Circuit—DC Coupled M21208 M21218 Tx Device DDI DDI DDO DDO 100 Ω 4.7 μF 4.7 μF M21208 M21218 Tx Device PCML Output Stage Connected to Same AVDD as Cable Driver DDI DDI DDO DDO 100 Ω

212x8-DSH-001-B Mindspeed Technologies® 3 Mindspeed Proprietary and Confidential

1.3.2 High-speed Outputs

The M21208/M21218 output buffer is an open collector buffer that is designed for typical return loss of 15dB using standard through-hole BNC connectors as typically employed with the GS9068/GS1528 series recommended back-termination and matching circuit as shown in Figure 1-3. The Output Return Loss (ORL) may be further optimized by using a different output matching network or component values and may vary with PCB layout or component selection. The output return loss of the M21208/M21218 is measured while forcing the outputs to a DC high or low state. Under normal operating conditions, the outputs of the M21208/M21218 will not be held to a static high or low state, so the measured output return loss will not represent the actual output return loss under normal operating conditions. To estimate the output return loss performance under typical operating conditions, an interpolation can be performed on the measured values for the output high condition and output low condition. The equations used for the interpolation are as follows: RcH = RmH - (RmH - RmL) / 4 and RcL = RmL + (RmH - RmL) / 4 RcH = Corrected ORL with output high RcL = Corrected ORL with output low RmH = Measured ORL with output stuck high RmL = Measured ORL with output stuck low Figure 1-3. Typical Output Matc hing/Back-termination circuit 4.7 nH OSD BNC 4.7uF 10nF BNC OSD 4.7 nH 4.7uF 75Ω 75Ω 75Ω 75Ω AV DDTERM M21208 M21218 AVDD IDD I TERM

212x8-DSH-001-B Mindspeed Technologies® 4 Mindspeed Proprietary and Confidential

1.3.3 M21208/M21218 Pin List

Table 1-2. Interface Pins Pin Name Function Default Type SD/HD (M21218 only) Input control signal to change the output slew rate. SD/HD = High: Slow output slew rate for SD-SDI rate (143–540 Mbps). SD/HD = Low: Fast output slew rate for HD-SDI rate (1485 Mbps) [Default]. Pull-up I—CMOS RSET Input control signal for setting the single-ended output swing amplitude. Terminal floating results in 800 mVpp ± 15% swing. Higher output swing levels or reduced variations with a ±1% tolerance external resistor. For 800 mVpp single-ended, a 750Ω ±1% resistor to AV DD_TERM is recommended. — Analog Input NOTE: Internal pull-down is 100 kΩ. Table 1-3. Power Pins Pin Name Function Type AVSS Chip Ground Power AVDD Positive Supply Power Table 1-4. High-speed Signal Pins Pin Name Function Default Type SDI/SDI Non-inverting and Inverting serial unterminated inputs. — I—High-speed SDO/SDO Non-inverting and inverting serial unterminated data outputs to coaxial cable. — O—High-speed

212x8-DSH-001-B Mindspeed Technologies® 6 Mindspeed Proprietary and Confidential

2.0 Product Specification

2.1 Absolute Maximum Ratings

2.2 Recommended Operating Conditions

Table 2-1. Absolute Maximum Ratings Symbol Parameter Minimum Maximum Units AVDD I/O Power AV SS - 0.5 AV SS + 3.47 V VIOAM Voltage on any I/O Pin AV SS - 0.5 AV DD + 0.5 V TSTORE Storage Temperature - 65 +150 °C ESDHBML Human Body Model (low-speed) 2000 — V ESDHBMH Human Body Model (high-speed) 2000 — V ESDCDM Charge Device Model 500 — V NOTE: 1. No Damage. Table 2-2. Recommended Operating Conditions Symbol Parameter Notes Minimum Typical Maximum Units AVDD Device Power 1 — 2.5/3.3 — V AVSS Device Ground — — 0 — V TA Ambient Temperature — -10 — +85 ° C θJA Junction to ambient Thermal Resistance — — 110 — ° C/W AVDDTERM 75Ω Output Termination Voltage — See Table 1-1 V NOTE: 1. ±5% is allowed from nominal supply.

212x8-DSH-001-B Mindspeed Technologies® 7 Mindspeed Proprietary and Confidential

2.3 DC Electrical Specifications

2.4 Input/Output Level Specifications

Table 2-3. Power DC Electrical Specifications Symbol Parameter Notes Minimum Typical Maximum Units IDD Supply Current 1, 2 — 27 — mA IDDTERM Current in external termination resistors 1, 2, 3 — 22 — mA PDISSINT Power dissipation (AVDD = 2.5V, AVDDTERM = 3.3V) 1, 2, 5 — 122 — mW PDISSINT Power dissipation (AVDD = 2.5V, AVDDTERM = 5.0V) 1, 2, 5 — 159 — mW PDISSINT Power dissipation (AVDD = 3.3V, AVDDTERM = 3.3V) 1, 2, 5 — 144 — mW PDISSINT Power dissipation (AVDD = 3.3V, AVDDTERM = 5.0V) 1, 2, 5 — 181 — mW PDISSTOT Power dissipation (AVDD = 2.5V, AVDDTERM = 3.3V) 1, 2, 4 — 140 — mW PDISSTOT Power dissipation (AVDD = 2.5V, AVDDTERM = 5.0V) 1, 2, 4 — 177 — mW PDISSTOT Power dissipation (AVDD = 3.3V, AVDDTERM = 3.3V) 1, 2, 4 — 162 — mW PDISSTOT Power dissipation (AVDD = 3.3V, AVDDTERM = 5.0V) 1, 2, 4 — 199 — mW NOTES: 1. Recommended operating conditions—see Table 2-2. 2. 800 mV standard SMPTE swing, terminated as in Figure 1-3. 3. A portion of the power will be dissipated in the external 75OΩ termination (PEXT = VOD x ITERM). 4. P DISSTOT = AVDD x IDD + AVDDTERM x ITERM. 5. P DISSINT = PDISSTOT - PEXT. Table 2-4. CMOS Input Electrical Specifications Symbol Parameter Notes Minimum Typical Maximum Units VIH Input Logic High Voltage 1 0.75 x AV DD —A V DD + 0.3 V VIL Input Logic Low Voltage 1 0 — 0.25 x AV DD V IIH Input Current (logic High) 1 - 100 — 100 μA IIL Input Current (logic Low) 1 - 100 — 100 μA NOTES: 1. Specified at recommended operating condition—see Table 2-2.

212x8-DSH-001-B Mindspeed Technologies® 8 Mindspeed Proprietary and Confidential Table 2-5. High-Speed Input Electrical Specifications Symbol Parameter Notes Minimum Typical Maximum Unit DRIN Input Bit Rate (M21208) 1, 3 0 — 540 Mbps DRIN Input Bit Rate (M21218) 1, 3 0 — 1485 Mbps VID Input Differential Voltage (peak to peak) 1, 4, 5 100 — 2000 mV VCM Input Common-Mode Voltage 1, 2 1200 AV DD —m V VIH Maximum Input High Voltage 1 — — AV DD + 400 mV VIL Minimum Input Low Voltage 1 1200 — — mV RIN Single-ended input impedance 1 — 13.33 20 kΩ NOTES: 1. Specified at recommended operation conditions—see Table 2-2. 2. Part is DC coupled from input to output. 3. Example 1200 mV pp differential = 600 mVpp for each single-ended terminal. 4. Minimum input level defined as error free operation at 1 x 10 -12 BER. Table 2-6. Cable Driver Output Electrical Specifications M21208 (SD only) Symbol Parameter Notes Minimum Typical Maximum Unit DROUT Output Bit Rates 1, 5 — — 540 Mbps tr/tf SD Rise/Fall Time (20–80%) 1, 3 400 600 800 ps tr/tfMM Rise/fall mismatch 1, 2 — 40 100 ps VOD Single-ended voltage swing range (sw) p–p 1, 2, 4, 5 500 800 1600 mV VODTOL Swing Level output variation at 800 mVp–p [RSET = 750Ω ±1%] (Single-Ended) 1, 2, 3 -7 — +7 % VOS Overshoot/Undershoot 1, 2 -8 — +8 % JAOPP Additive Output Jitter 1, 8 — 40 60 ps DCD Duty Cycle Distortion 1, 2, 6, 8 — 20 70 ps S22 Output Return Loss (5 MHz to 600MHz) 1, 2, 7 15 — — dB NOTES: Entire table tested with a 400 mVp–p differential input. 1. Specified at recommended operating condition—see Table 2-2. 2. Specification verified at 800 mVpp output with 1m cable. 3. Rated at nominal SMPTE 800 mV output swing level (using a 750 Ω ±1% resistor at RSET). 4. Output stage is an open collector differential pair, actual sw ing dependant on IC supply voltage and external termination voltage. 5. Into 75 Ω back termination and 75Ω load and appropriate external termination voltage. 6. Duty Cycle Distortion (D CD) is defined as the difference in the intrinsic jitter at the 50% voltage level and the intrinsic jitter at the rising/falling edge crossing point. If the rising/falling edge crossing point is at the 50% voltage level, then DCD = 0. 7. Measured under DC conditions that simulate AC coupling, V T = 3.3V. 8. Measured using a “1010” data pattern.

212x8-DSH-001-B Mindspeed Technologies® 9 Mindspeed Proprietary and Confidential Table 2-7. Cable Driver Output Electrical Specifications M21218 (SD/HD) Symbol Parameter Notes Minimum Typical Maximum Unit DROUT Output Bit Rates 1 — — 1485 Mbps tr/tf SD Rise/Fall Time (20–80%) 1, 3 400 600 800 ps HD Rise/Fall Time (20–80%) 1, 3 — 100 180 ps t r/tfMM Rise/fall mismatch (HD Rate) 1, 2 — 10 30 ps Rise/fall mismatch (SD Rate) 1, 2 — 40 100 ps V OD Single-ended voltage swing range (sw) p–p 1, 2, 4, 5 500 800 1600 mV VODTOL Swing Level output variation at 800 mVp–p [RSET = 750Ω ±1%] (Single-Ended) 1, 2, 3 -7 — +7 % VOS Overshoot/Undershoot 1, 2 -8 — +8 % JAOPP Additive Output Jitter (HD rate 1010 pattern) 1, 8 — 20 30 ps Additive Output Jitter (SD rate 1010 pattern) 1, 8 — 40 60 ps DCD O Duty Cycle Distortion (HD Rate) 1, 2, 6, 8 — 15 30 ps Duty Cycle Distortion (SD Rate) 1, 2, 6, 8 — 20 70 ps S 22 Output Return Loss (5 MHz to 1.5 GHz) 1, 2, 7 15 — — dB NOTES: 1. Entire table specified at recommended operating condition with 400 mVp–p differential input—see Table 2-2. 2. Specification verified at 800 mVpp output with 1m cabl e on MSPD test board. System results may vary. 3. Rated at nominal SMPTE 800 mV output swing level (using a 750 Ω ±1% resistor at RSET). 4. Output stage is an open collector differential pair, actual sw ing dependant on IC supply voltage and external termination voltage. 5. Into 75 Ω back termination and 75Ω load and appropriate external termination voltage. 6. Duty Cycle Distortion (D CD) is defined as the difference in the intrinsic jitter at the 50% voltage level and the intrinsic jitter at the rising/falling edge crossing point. If the rising/falling edge crossing point is at the 50% voltage level, then DCD = 0. 7. Measured under DC conditions that simulate AC coupling, V T = 3.3V. 8. Measured using a “1010” data pattern.

212x8-DSH-001-B Mindspeed Technologies® 10 Mindspeed Proprietary and Confidential Figure 2-1. Output Symbols Definition VOD tr tf VOH VOL JOPP VOH: Average voltage high level VOL: Average voltage low level VOD: (VOH) – (VOL) VOCM: Common Mode Voltage JOPP: Output Jitter Peak-Peak tr: 20-80% Rise Time tf: 80-20% Fall Time VOCM NOTE: Waveform above is differential.

212x8-DSH-001-B Mindspeed Technologies® 11 Mindspeed Proprietary and Confidential

2.5 Package Specification

2.5.1 Mechanical Description

2.5.1.1 Package Information

The M21218 is available in a 8 pin, RoHS compliant, SOIC package. The package drawing is shown in Figure 2-2. Figure 2-2. Package Drawing

212x8-DSH-001-B Mindspeed Technologies® 12 Mindspeed Proprietary and Confidential Appendix A.1 Glossary of Terms/Acronyms A.2 Reference Documents A.2.1 External Society of Motion Picture and Television Engineers SMPTE 292M Bit—Serial Digital Interface for High-Definition Television Systems SMPTE 259M 10—Bit 4:2:2 Component and 4f SC Composite Digital Signals—Serial Digital Interface SMPTE 344M 540Mb/s Serial Digital Interface DVB Digital Video Broadcast (ASI) Table A-1. Glossary and Acronyms DTV Digital Television DVB Digital Video Broadcast EQ Equalizer or Equalization HD High Definition SD Standard Definition SDI Serial Digital Interface SMPTE Society of Motion Picture and Television Engineers

www.mindspeed.com General Information: Telephone: (949) 579-3000 Headquarters - Newport Beach 4000 MacArthur Blvd., East Tower Newport Beach, CA 92660 © 2007 Mindspeed Technologies®, Inc. All rights reserved. Information in this document is provided in connection with Mindspeed Technologies® ("Mindspeed®") products. These materials are provided by Mindspeed as a service to its customers and may be used for informational purposes only. Except as provided in Mindspeed’s Terms and Conditions of Sale for such products or in any separate agreement related to this document, Mindspeed assumes no liability whatsoever. Mindspeed assumes no responsibility for errors or omissions in these materials. Mindspeed may make changes to specifications and product descriptions at any time, without notice. Mindspeed makes no commitment to update the information and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to its specifications and product descriptions. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. THESE MATERIALS ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, RELATING TO SALE AND/OR USE OF MINDSPEED PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, CONSEQUENTIAL OR INCIDENTAL DAMAGES, MERCHANTABILITY , OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. MINDSPEED FURTHER DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. MINDSPEED SHALL NOT BE LIABLE FOR ANY SPECIAL, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS, WHICH MAY RESULT FROM THE USE OF THESE MATERIALS. Mindspeed products are not intended for use in medical, lifesaving or life sustaining applications. Mindspeed customers using or selling Mindspeed products for use in such applications do so at their own risk and agree to fully indemnify Mindspeed for any damages resulting from such improper use or sale. 212x8-DSH-001-B Mindspeed Technologies® 13 Mindspeed Proprietary and Confidential