DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 9

Technical content

Features

 Smallest OD-CSP package in the world (1.08mm  1.08mm, thickness : 0.6mm)  Great spectrum sensitivity characteristic  16-Bit Digital Output for I2C-BUS  Low Current consumption, Integrated Sleep function Typical Applications  Mobile Phone (Digital-TV, One-segment)  LCD-TV  Laptop Computer  PDA  DSC  Camcorder SPECIFICATION ABSOLUTE MAXIMUM RATINGS at Ta = 25C (Note 1) Parameter Symbol Conditions Ratings Unit Power Supply Voltage VDD 4.0 V Logic I/O levels VIO 0.3 to VDD+0.3 V Operating temperature range Topr 30 to 85 °C Storage temperature range Tstg 40 to 100 °C 1. Stresses exceeding those listed in the Absolute Maximum Rating table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. www.onsemi.com ODCSP4 1.08 mm x 1.08 mm

ORDERING INFORMATION

Ordering Code: LV0104CS-TLM-H Package ODCSP4 (Pb-Free / Halogen Free) Shipping (Qty / packing) 5000 / Tape & Reel † For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://www.onsemi.com/pub_link/Collateral/ BRD8011-D.PDF RECOMMENED OPERATING CONDITIONS AND OPERATING VOLTAGE RANGE at Ta = 25C (Note 2, 3) 2. Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability. 3. I2C interface (SCL,SDA) is for VIO=1.8V operation Parameter Symbol Conditions Ratings Unit min typ max Recommended Supply Voltage VDD op 2.3 2.5 3.6 V Input low level voltage VIL SCL, SDA 0.55 V Input high level voltage VIH SCL, SDA, VDD=2.8V 1.26 V Output low level voltage VOL SDA, IOL=3mA 0.4 V Input leak current ILEAK SCL, SDA 5 5µ A * I2C Bus is a trademark of Philips Corporation.

www.onsemi.com ELECTRICAL AND OPTICAL CHARACTERISTICS at Ta  25C, VCC = 2.5V (Note 4) Parameter Symbol Conditions Ratings Unit min typ max Supply Current I DD Ev=0 lux 70 100 µA Sleep Current I SLP Sleep mode, Ev=0 lux 1 µA Internal Oscillator Frequency f OSC 655 kHz Dark ADC count value D0 Ev=0 lux, High gain mode 5 counts Full scale ADC count value D max 65535 counts ADC count value Data HH Gain  8mode, Ev=1000lx 8000 counts Data HM Gain  2 mode, Ev=1000lx 2000 counts Data N Gain  1 mode, Ev=1000lx 750 1000 1250 counts Data L Gain  0.25 mode, Ev=1000lx 250 counts Resolution ReHH1 Tint=200ms, Gain  8 mode 0.125 lx ReHH2 Tint=100ms, Gain  8 mode 0.25 lx ReHH3 Tint=12.5ms, Gain  8 mode 2 lx ReHM1 Tint=200ms, Gain  2 mode 0.5 lx ReHM2 Tint=100ms, Gain  2 mode 1 lx ReHM3 Tint=12.5ms, Gain  2 mode 8 lx ReN1 Tint=200ms, Gain  1 mode 1 lx ReN2 Tint=100ms, Gain  1 mode 2 lx ReN3 Tint=12.5ms, Gain  1 mode 16 lx ReL1 Tint=200ms, Gain  0.25 mode 4 lx ReL2 Tint=100ms, Gain  0.25 mode 8 lx ReL3 Tint=12.5ms, Gain  0.25 mode 64 lx 4. Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. PAD LAYOUT No. Name Function

1 V DD Supply voltage pin

2 GND GND pin

3 SCL I 2C serial clock

4 SDA I 2C serial data

Pad layout (Photos) <Top View> <Bottom View> * The position with PAD becomes pin 1. PAD 1 2 3 4 2 1 4 3 <Top view> 4 3 2 1 <Bottom view> Ball Pitch: 0.5mm, Ball Size: 0.25mm

www.onsemi.com Block Diagram Application circuits

www.onsemi.com Spectrum Sensitivity Characteristic I2C Interface The control command is received from the operation of the device by the I2C bus (Two-wire serial interface). The obtained data is output to the operation by the I2C bus. I2C Bus Timing Diagram Serial Interface Timing Parameter Symbol Standard Mode Fast Mode Unit min max min max Clock frequency f(SCL) 10 100 10 400 kHz Bus free time between start and stop condition t(BUF) 4.7 1.3 µs Hold time after (repeated) start condition. After this period, the first t(HDSTA) 4.0 0.6 µs Repeated start condition setup time t(SUSTA) 4.7 0.6 µs Stop condition setup time t(SUSTO) 4.0 0.6 µs Data hold time t(HDDAT) 300 90 ns Data setup time t(SUDAT) 250 100 ns I2C clock (SCL) low period t(LOW) 4.7 1.3 µs I2C clock (SCL) high period t(HIGH) 4.0 0.6 µs Clock / data fall time t(F) 300 300 ns Clock / data rise time t(R) 1000 300 ns *Specified by design and characterization ; not production tested. 400 500 600 700 800 900 10000 0.8 0.5 0.4 0.3 0.1 Spectral Responsivity (VDD = 2.5V) 0.7 0.2 0.6 300 Wave length (nm) Normalized responsivity Human eye LV0104 1.0 0.9

www.onsemi.com Data Format (Write) Data Format (Read)

  • Slave Address A6 A5 A4 A3 A2 A1 A0 R/W 0 0 1 0 0 1 1 X R/W: Read: 1, Write: 0 (1) Write Protocol (R/W=0) (2) Read Protocol (R/W=1) S: Start Condition P: Stop Condition A: Acknowledge W: Write R: Read Register Set (1) Measurement D7 D6 D5 D4 D3 D2 D1 D0 Name MODE1 MODE0 - GAIN1 GAIN0 INTEG1 INTEG0 MANUAL 11:Active 00: x0.25 01: x1 10: x2 11: x8 00: 12.5ms 01: 100ms 10: 200ms 11: Manual 0: Start 1: Stop Default 00 1 0 1 10 0 (2) Sleep mode D7 D6 D5 D4 D3 D2 D1 D0 Name MODE1 MODE0 - - - - - - 00:Sleep x x x x x x Default 00 x x x x x x (3) Setting Sensitivity D7 D6 D5 D4 D3 D2 D1 D0 Name MODE1 MODE0 ADJ5 ADJ4 ADJ3 ADJ2 ADJ1 ADJ0 10:Setting 0: Minus 1: Plus ADJ4 ADJ3 ADJ2 ADJ1 ADJ0 Default 00 0 0 0 0 0 0 S Slave Address Data ByteW A PA 7 1 8 S Slave Address Data High ByteW A A 7 1 8 Data Low Byte PA Master to Slave Slave to Master S A6 A5 A2A4 A3 A0A1 AR/W D6 D5 D2D4 D3 D0D1 A PD7 Slave Address Data High Byte D14 D13 D10D12 D11 D8D9 AD15 Data Low Byte S A6 A5 A2A4 A3 A0A1 AR/W D6 D5 D2D4 D3 D0D1 A PD7 Slave Address Data Byte

www.onsemi.com Bits D5 to D0 Description ADJD ADJ4 ADJ3 ADJ2 ADJ1 ADJ0 0 0 0 0 0 1 66.7% 0 0 1 0 1 0 95.2% 1 0 0 1 1 0 108.3% 1 0 0 0 0 1 150% <Width of sensitivity adjustment> 66.7% to150% (ADJ5 to ADJ0=000001=66.7%, ADJ5 to ADJ0 = 100001 = 150%) <Sensitivity Calculation>  Decreasing Sensitivity (ADJ5=0) Sn=16*ADJ4 + 8*ADJ3 + 4*ADJ2 + 2*ADJ1 + ADJ0 S=2*Sn / (2*Sn+1) (Example) ADJ5 to ADJ0 = 001010, Sn=8+2=10, S=20/21=0.952. The sensitivity is 95.2%  Increasing Sensitivity (ADJ5=1) Sn =16*ADJ4 + 8*ADJ3 + 4*ADJ2 + 2*ADJ1 + ADJ0 S=(2*Sn+1) / 2*Sn (Example) ADJ5 to ADJ0=100110, Sn=4+2=6, S=13/12=1.083. The sensitivity is 108.3%. (4) Read data Measurement result is registered to ADC channel data registers (DH,DL) in below format. D15 D14 D13 D12 D11 D10 D9 D8 DH (Data Higher byte) DH7(215) DH6(2 14) DH5(2 13) DH4(2 12) DH3(2 11) DH2(2 10) DH1(2 9) DH0(2 8) D7 D6 D5 D4 D3 D2 D1 D0 DL (Data Lower byte) DL7(27) DL6(2 6) DL5(2 5) DL4(2 4) DL3(2 3) DL2(2 2) DL1(2 1) DL0(2 0)  Lux calculation (Example)

www.onsemi.com 2.5 3 3.5 40 Supply current - Supply voltage Supply voltage, VDD - V Supply current, IDD1 - μA -25 0 25 50 75 1000 Supply current - Temperature (VDD=2.5V) -50 Temperature - °C Normalized responsivity 10 100 1000 10000 1000001 1000 Output - Illuminance (VDD = 2.5V) 100 Illuminance - lx Output - counts 100000 10000 1.0 0.8 0.6 0.2 Gain x1 1.4 0.4 1.2 000.. Normalized responsivity 1.6 -60 -30 0 30 60 900 0.8 0.4 Angure response (Fluorescent light @1000lx, VDD = 2.5V) 0.2 0.6 -90 Incident light angle (degree) Normalized responsivity 1.2 2.5 3 3.5 40 0.15 0.05 Supply current - Supply voltage (Ex=0lx) 0.1 Supply current, IDD2 - μA 0.3 0.25 0.2 Supply voltage, VDD - V 2.5 3 3.5 40 0.6 0.2 Output - Supply voltage (@1000lx) 0.4 Normalized responsivity 1.2 1.0 0.8 Supply voltage, VDD - V x0.25 Supply current, IDD1 - μA -25 0 25 50 75 1000 1.0 0.8 0.6 0.2 Output - Temperature (VDD=2.5V) 1.4 0.4 1.2 -50 Temperature - °C x8x2 x1 x0.25 x0.25 000.. 000.. 001.. 010.. 000.. 110.. 101.. 100.. 100.. 100.. 1.0

www.onsemi.com PACKAGE DIMENSIONS unit : mm ODCSP4 1.08x1.08 CASE 570AK ISSUE O 1.080m 1.080m 0.54m 0.54m PD size: 0.19mm PD assignment

www.onsemi.com ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A lis ting of SCILLC’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf . SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components insystems intended for surgical implant into the body, or other applications intended tosupport or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur.Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject t oa l l applicable copyright laws and is not for resale in any manner.