LTC3025-1 LINER | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 12
Technical content
FEATURES
APPLICATIONS
DESCRIPTION
The L TC®3025-X is a micropower , VLDO™ (very low drop- out) linear regulator which operates from input voltages as low as 0.9V . The device is capable of supplying 500mA of output current with a typical dropout voltage of only 85mV . A BIAS supply is required to run the internal reference and LDO circuitry while output current comes directly from the IN supply for high effi ciency regulation. The L TC3025-1 features an adjustable output with a low 0.4V reference while the L TC3025-2, L TC3025-3, and L TC3025-4 have fi xed 1.2V , 1.5V and 1.8V output voltages respectively. The L TC3025-X’s low quiescent current makes it an ideal choice for use in battery-powered systems. For 3-cell NiMH and single cell Li-Ion applications, the BIAS voltage can be supplied directly from the battery while the input can come from a high effi ciency buck regulator , providing a high effi ciency, low noise output. Other features include high output voltage accuracy, excellent transient response, stability with ultralow ESR ceramic capacitors as small as 1μF , short-circuit and thermal overload protection and output current limiting. The L TC3025-X is available in a tiny, low profi le (0.75mm) 6-lead DFN (2mm × 2mm) package. 1.2V Output Voltage from 1.5V Input Supply n Wide Input Voltage Range: 0.9V to 5.5V n Stable with Ceramic Capacitors n Very Low Dropout: 85mV at 500mA n Adjustable Output Range: 0.4V to 3.6V (L TC3025-1) n Fixed Output: 1.2V(L TC3025-2), 1.5V(L TC3025-3), 1.8V(L TC3025-4) n ±2% Voltage Accuracy over Temperature, Supply and Load n Low Noise: 80μV RMS (10Hz to 100kHz) n BIAS Voltage Range: 2.5V to 5.5V n Fast T ransient Recovery n Shutdown Disconnects Load from V IN and VBIAS n Low Operating Current: I IN = 4μA, IBIAS = 50μA Typ n Low Shutdown Current: I IN = 1μA, IBIAS = 0.01μA Typ n Output Current Limit n Thermal Overload Protection n Available in 6-Lead (2mm × 2mm) DFN Package n Low Power Handheld Devices n Low Voltage Logic Supplies n DSP Power Supplies n Cellular Phones n Portable Electronic Equipment n Handheld Medical Instruments n Post Regulator for Switching Supply Noise Rejection 1MHz VIN Supply Rejection L TC3025-2 BIAS 0.1μF 1.5V 1μF 0.1μF Li-Ion OR 3-CELL NiMH IN SHDN OUT VOUT = 1.2V IOUT ≤ 500mA
30251234 TA01
1.5V HIGH EFFICIENCY DC/DC BUCK VIN (V) 1.2 REJECTION (dB) 1.6 2.0 2.2
30251234 TA01b
1.4 1.8 2.4 2.6 BIAS = 3.6V VOUT = 1.2V IOUT = 100mA IOUT = 300mA COUT = 1μF COUT = 10μF L, L T , L TC and L TM are registered trademarks of Linear Technology Corporation. VLDO is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents including 7224204, 7218082.
PIN CONFIGURATION ABSOLUTE MAXIMUM RATINGS V Operating Junction Temperature Range (Notes 1, 2) TOP VIEW DC6 PACKAGE 6-LEAD (2mm × 2mm) PLASTIC DFN
1 BIAS
ADJ/SENSE* OUT TJMAX = 125°C, θJA = 102°C/W , θJC = 20°C/W EXPOSED PAD (PIN 7) IS GND, MUST BE SOLDERED TO PCB *ADJ FOR L TC3025-1, SENSE FOR L TC3025-2, L TC3025-3, L TC3025-4 ORDER INFORMATION LEAD FREE FINISH TAPE AND REEL PART MARKING* PACKAGE DESCRIPTION TEMPERATURE RANGE L TC3025EDC-1#PBF L TC3025EDC-1#TRPBF LDDW 6-Lead (2mm × 2mm) Plastic DFN –40°C to 125°C L TC3025IDC-1#PBF L TC3025IDC-1#TRPBF LDDW 6-Lead (2mm × 2mm) Plastic DFN –40°C to 125°C L TC3025EDC-2#PBF L TC3025EDC-2#TRPBF LDMK 6-Lead (2mm × 2mm) Plastic DFN –40°C to 125°C L TC3025IDC-2#PBF L TC3025IDC-2#TRPBF LDMK 6-Lead (2mm × 2mm) Plastic DFN –40°C to 125°C L TC3025EDC-3#PBF L TC3025EDC-3#TRPBF LDQS 6-Lead (2mm × 2mm) Plastic DFN –40°C to 125°C L TC3025IDC-3#PBF L TC3025IDC-3#TRPBF LDQS 6-Lead (2mm × 2mm) Plastic DFN –40°C to 125°C L TC3025EDC-4#PBF L TC3025EDC-4#TRPBF LDPQ 6-Lead (2mm × 2mm) Plastic DFN –40°C to 125°C L TC3025IDC-4#PBF L TC3025IDC-4#TRPBF LDPQ 6-Lead (2mm × 2mm) Plastic DFN –40°C to 125°C LEAD BASED FINISH TAPE AND REEL PART MARKING* PACKAGE DESCRIPTION TEMPERATURE RANGE L TC3025EDC-1 L TC3025EDC-1#TR LDDW 6-Lead (2mm × 2mm) Plastic DFN –40°C to 125°C L TC3025IDC-1 L TC3025IDC-1#TR LDDW 6-Lead (2mm × 2mm) Plastic DFN –40°C to 125°C L TC3025EDC-2 L TC3025EDC-2#TR LDMK 6-Lead (2mm × 2mm) Plastic DFN –40°C to 125°C L TC3025IDC-2 L TC3025IDC-2#TR LDMK 6-Lead (2mm × 2mm) Plastic DFN –40°C to 125°C L TC3025EDC-3 L TC3025EDC-3#TR LDQS 6-Lead (2mm × 2mm) Plastic DFN –40°C to 125°C L TC3025IDC-3 L TC3025IDC-3#TR LDQS 6-Lead (2mm × 2mm) Plastic DFN –40°C to 125°C L TC3025EDC-4 L TC3025EDC-4#TR LDPQ 6-Lead (2mm × 2mm) Plastic DFN –40°C to 125°C L TC3025IDC-4 L TC3025IDC-4#TR LDPQ 6-Lead (2mm × 2mm) Plastic DFN –40°C to 125°C Consult L TC Marketing for parts specifi ed with wider operating temperature ranges. *The temperature grade is identifi ed by a label on the shipping container . For more information on lead free part marking, go to: http://www.linear .com/leadfree/ For more information on tape and reel specifi cations, go to: http://www.linear .com/tapeandreel/ PARAMETER CONDITIONS MIN TYP MAX UNITS VIN Operating Voltage (Note 4) L TC3025-1 l 0.9 5.5 V L TC3025-2 l 1.4 5.5 V L TC3025-3 l 1.7 5.5 V L TC3025-4 l 2.0 5.5 V The l denotes the specifi cations which apply over the full operating (all capacitors ceramic) unless otherwise noted.
ELECTRICAL CHARACTERISTICS
ELECTRICAL CHARACTERISTICS The l denotes the specifi cations which apply over the full operating (all capacitors ceramic) unless otherwise noted. PARAMETER CONDITIONS MIN TYP MAX UNITS VBIAS Operating Voltage (Note 4) L TC3025-1 l 2.5 5.5 V L TC3025-2 l 2.7 5.5 V L TC3025-3 l 3.0 5.5 V L TC3025-4 l 3.3 5.5 V VBIAS Undervoltage Lockout l 2.2 2.5 V VIN Operating Current I OUT = 10μA, VOUT = 1.2V , L TC3025-1 l 41 0 μ A VIN Operating Current I OUT = 0μA, L TC3025-2/L TC3025-3/L TC3025-4 l 41 0 μ A VBIAS Operating Current I OUT = 10μA, VOUT = 1.2V , L TC3025-1 l 50 80 μA VBIAS Operating Current I OUT = 0μA, L TC3025-2/L TC3025-3/L TC3025-4 l 50 80 μA VIN Shutdown Current V SHDN = 0V 1 5 μA VBIAS Shutdown Current V SHDN = 0V 0.01 1 μA VADJ Regulation Voltage (Note 5) 1mA ≤ I OUT ≤ 500mA, VOUT = 1.2V , 1.5V ≤ VIN ≤ 5V , L TC3025-1 1mA ≤ IOUT ≤ 500mA, VOUT = 1.2V , 1.5V ≤ VIN ≤ 5V , L TC3025-1 l 0.395 0.392 0.4 0.4 0.405 0.408 V V V SENSE Regulation Voltage (Note 5) 1mA ≤ I OUT ≤ 500mA, 1.5V ≤ VIN ≤ 5V , L TC3025-2 1mA ≤ IOUT ≤ 500mA, 1.5V ≤ VIN ≤ 5V , L TC3025-2 l 1.185 1.176 1.2 1.2 1.215 1.224 V V V SENSE Regulation Voltage (Note 5) 1mA ≤ I OUT ≤ 500mA, 1.7V ≤ VIN ≤ 5V , L TC3025-3 1mA ≤ IOUT ≤ 500mA, 1.7V ≤ VIN ≤ 5V , L TC3025-3 l 1.481 1.470 1.5 1.5 1.519 1.530 V V V SENSE Regulation Voltage (Note 5) 1mA ≤ I OUT ≤ 500mA, 2.0V ≤ VIN ≤ 5V , L TC3025-4 1mA ≤ IOUT ≤ 500mA, 2.0V ≤ VIN ≤ 5V , L TC3025-4 l 1.777 1.764 1.8 1.8 1.823 1.836 V V I ADJ ADJ Input Current V ADJ = 0.45V , L TC3025-1 –50 0 50 nA OUT Load Regulation (Referred to ADJ Pin) ΔIOUT = 1mA to 500mA, L TC3025-1 –0.35 mV OUT Load Regulation ΔIOUT = 1mA to 500mA, L TC3025-2 ΔIOUT = 1mA to 500mA, L TC3025-3 ΔIOUT = 1mA to 500mA, L TC3025-4 –1.3 –1.5 mV mV mV V IN Line Regulation (Referred to ADJ Pin) V IN = 1.5V to 5V , VBIAS = 3.6V , VOUT = 1.2V , IOUT = 1mA, L TC3025-1 0.07 mV VIN Line Regulation V IN = 1.5V to 5V , VBIAS = 3.6V , IOUT = 1mA, L TC3025-2 VIN = 1.8V to 5V , VBIAS = 3.6V , IOUT = 1mA, L TC3025-3 VIN = 2.1V to 5V , VBIAS = 3.6V , IOUT = 1mA, L TC3025-4 0.21 0.26 0.32 mV mV mV V BIAS Line Regulation V IN = 1.5V , VBIAS = 2.7V to 5V , VOUT = 1.2V , IOUT = 1mA, L TC3025-1 l 4.5 16.5 mV VBIAS Line Regulation V IN = 1.5V , VBIAS = 2.7V to 5V , IOUT = 1mA, L TC3025-2 VIN = 1.8V , VBIAS = 3.0V to 5V , IOUT = 1mA, L TC3025-3 VIN = 2.1V , VBIAS = 3.3V to 5V , IOUT = 1mA, L TC3025-4 l l l 4.5 4.5 4.5 16.5 16.5 16.5 mV mV mV V IN to VOUT Dropout Voltage (Notes 4, 6) V BIAS = 2.8V , VIN = 1.5V , IOUT = 500mA, VADJ = 0.37V(L TC3025-1), VSENSE = 1.15V(L TC3025-2) l 85 120 170 mV mV VIN to VOUT Dropout Voltage (Notes 4, 6) V BIAS = 3.1V , VIN = 1.7V , IOUT = 500mA, VSENSE = 1.45V(L TC3025-3) l 90 130 185 mV mV VIN to VOUT Dropout Voltage (Notes 4, 6) V BIAS = 3.4V , VIN = 2.0V , IOUT = 500mA, VSENSE = 1.75V(L TC3025-4) l 90 130 185 mV mV VBIAS to VOUT Dropout Voltage (Note 4) L TC3025-1 l 1.5 V IOUT Continuous Output Current l 500 mA IOUT Current Limit V ADJ = 0V(L TC3025-1), VSENSE = 0V(L TC3025-2/L TC3025-3/L TC3025-4) 1130 mA en Output Voltage Noise f = 10Hz to 100kHz, I OUT = 300mA 80 μV RMS
Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime. Note 2: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 125°C when overtemperature protection is active. Continuous operation above the specifi ed maximum operating junction temperature may impair device reliability. Note 3: The L TC3025-X regulators are tested and specifi ed under pulse load conditions such that T J ≈ TA. The L TC3025E-X are guaranteed to meet performance specifi cations from 0°C and 125°C. Specifi cations over the –40°C to 125°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The L TC3025I-X are guaranteed to meet performance specifi cations over the full –40°C to 125°C operating junction temperature range. Note 4: For the L TC3025-1, a regulated output voltage will only be available when the minimum IN and BIAS operating voltages as well as the IN to OUT and BIAS to OUT dropout voltages are all satisfi ed. For the L TC3025-2/L TC3025-3/L TC3025-4 the minimum IN operating voltage assumes I OUT = 500mA. For correct regulation at IOUT < 500mA the minimum IN operating voltage decreases to the maximum VSENSE Regulation Voltage as IOUT decreases to 0mA (i.e. VINMIN = 1.312V at IOUT = 250mA for the L TC3025-2). Note 5: Operating conditions are limited by maximum junction temperature. The regulated output voltage specifi cation will not apply for all possible combinations of input voltage and output current. When operating at maximum input voltage, the output current range must be limited. When operating at maximum output current, the input voltage range must be limited. Note 6: Dropout voltage is minimum input to output voltage differential needed to maintain regulation at a specifi ed output current. In dropout, the output voltage will be equal to V IN – VDROPOUT. The l denotes the specifi cations which apply over the full operating (all capacitors ceramic) unless otherwise noted. PARAMETER CONDITIONS MIN TYP MAX UNITS VIH SHDN Input High Voltage l 0.9 V VIL SHDN Input Low Voltage l 0.3 V IIH SHDN Input High Current SHDN = 1.2V –1 1 μA IL SHDN Input Low Current SHDN = 0V –1 1 μA VIN to VOUT Dropout Voltage vs IOUT Operating BIAS Current vs Output Current BIAS No Load Operating Current TYPICAL PERFORMANCE CHARACTERISTICS IOUT (mA) DROPOUT VOL TAGE (mV) 120 100 100 200 300 400
30251234 G01
TA = –40°C TA = 125°C TA = 25°C VBIAS = 2.8V VIN = 1.4V IOUT (mA) 0.01 IBIAS (μA) 150 200 250 10 1000
30251234 G02
0.1 1 100 300 350 500 400 450 –40°C 125°C 25°C VBIAS (V) 2.5 IBIAS (μA) 4 5
30251234 G03
3 3.5 4.5 5.5 VIN = 1.5V VOUT = 1.2V 125°C 25°C–40°C (TA = 25°C unless otherwise noted)
VIN No Load Operating Current VIN Shutdown Current Adjust Voltage vs Temperature SHDN Threshold vs Temperature Current Limit vs V IN Voltage Burst Mode DC/DC Buck Ripple Rejection TYPICAL PERFORMANCE CHARACTERISTICS VIN (V) 0.5 10 125°C 85°C 25°C –40°C 4.5
30251234 G04
1.5 2.5 3.5 5.5 IIN (μA) VBIAS = 5V VOUT = 0.8V VIN (V) 0.5 25°C –40°C 4.5
30251234 G05
1.5 2.5 3.5 5.5 IIN (μA) 85°C VBIAS = 5V TEMPERATURE (°C) –50
395 ADJUST VOLTAGE (mV)
30251234 G06
–25 25 100 125 VBIAS = 3.6V VIN = 1.5V IOUT = 10μA TEMPERATURE (°C) –50 SHDN THRESHOLD (mV) 100 300 400 500 1000 700 0 50 75
30251234 G07
–25 25 100 125 VBIAS = 2.5V VBIAS = 5V VIN (V) CURRENT LIMIT (mA) 600 800 1000 3 5
30251234 G08
VIN = 1.8V VOUT = 1.5V COUT = 1μF IOUT = 50mA 10μs/DIV
30251234 G09
(TA = 25°C unless otherwise noted) VIN Ripple Rejection vs Frequency BIAS Ripple Rejection vs Frequency 3MHz VIN Supply Rejection FREQUENCY (Hz) 100
30251234 G10
REJECTION (dB) VBIAS = 3.6V VIN = 1.5V VOUT = 1.2V IOUT = 100mA COUT = 10μF COUT = 1μF FREQUENCY (Hz) 100
30251234 G11
REJECTION (dB) VBIAS = 3.6V VIN = 1.5V VOUT = 1.2V IOUT = 100mA COUT = 10μF COUT = 1μF VIN (V) 1.2 REJECTION (dB) 1.6 2.0 2.2
30251234 G12
1.4 1.8 2.4 2.6 VBIAS = 3.6V VOUT = 1.2V IOUT = 100mA IOUT = 300mA COUT = 1μF COUT = 10μF
BIAS (Pin 1): BIAS Input Voltage. BIAS provides internal power for L TC3025-X circuitry. The BIAS pin should be locally bypassed to ground if the L TC3025-X is more than a few inches away from another source of bulk capacitance. In general, the output impedance of a battery rises with frequency, so it is usually advisable to include an input bypass capacitor in battery-powered circuits. A capacitor in the range of 0.01μF to 0.1μF is usually suffi cient. GND (Pin 2): Ground. Connect to a ground plane. IN (Pin 3): Input Supply Voltage. The output load current is supplied directly from IN. The IN pin should be locally bypassed to ground if the L TC3025-X is more than a few inches away from another source of bulk capacitance. In general, the output impedance of a battery rises with fre- quency, so it is usually advisable to include an input bypass capacitor when supplying IN from a battery. A capacitor in the range of 0.1μF to 1μF is usually suffi cient. OUT (Pin 4): Regulated Output Voltage. The OUT pin supplies power to the load. A minimum ceramic output capacitor of at least 1μF is required to ensure stability. Larger output capacitors may be required for applications with large transient loads to limit peak voltage transients. See the Applications Information section for more informa- tion on output capacitance. ADJ (Pin 5) L TC3025-1: Adjust Input. This is the input to the error amplifi er . The ADJ pin reference voltage is 0.4V referenced to ground. The output voltage range is 0.4V to 3.6V and is typically set by connecting ADJ to a resistor divider from OUT to GND. See Figure 2. SENSE (Pin 5) L TC3025-2, L TC3025-3, L TC3025-4: Out- put Sense. The sense is the input to the resistor divider driving the error amplifi er . Optimum regulation will be obtained at the point where SENSE is connected to OUT . The SENSE pin bias current is 10μA at the nominal rated output voltage. SHDN (Pin 6): Shutdown Input, Active Low. This pin is used to put the L TC3025-X into shutdown. The SHDN pin current is typically less than 10nA. The SHDN pin cannot be left fl oating and must be tied to a valid logic level (such as BIAS) if not used. Exposed Pad (Pin 7): Ground and Heat Sink. Must be soldered to PCB ground plane or large pad for optimal thermal performance. TYPICAL PERFORMANCE CHARACTERISTICS T ransient Response 250mA 10mA IOUT VOUT AC 10mV/DIV VIN = 1.5V VOUT = 1.2V VBIAS = 3.6V COUT = 1μF 100μs/DIV
30251234 G13
VIN to VOUT Dropout Voltage vs VIN (25°C) L TC3025-1 (TA = 25°C unless otherwise noted) VIN to VOUT Dropout Voltage vs VIN (90°C) L TC3025-1 VIN (V) DROPOUT (V) 0.025 0.075 0.100 0.125 0.300 0.175 2 3 3.5
30251234 G14
0.050 0.200 0.225 0.250 0.725 0.150 1.5 2.5 4 4.5 VADJ = 0.385 IOUT = 500mA TA = 25°C BIAS = 2.7V BIAS = 3V BIAS = 3.3V BIAS = 3.8V BIAS = 5V VIN (V) DROPOUT (V) 0.025 0.075 0.100 0.125 0.300 0.175 2 3 3.5
30251234 G15
0.050 0.200 0.225 0.250 0.725 0.150 1.5 2.5 4 4.5 VADJ = 0.385 IOUT = 500mA TA = 90°CBIAS = 2.7V BIAS = 3.8V BIAS = 5V BIAS = 3V BIAS = 3.3V
an external resistor divider . response inherent in most LDO regulator architectures. from heavy to light output loads (see Figure 1). Figure 1. L TC3025-X T ransient Response
30251234 F01
Figure 2. Programming the L TC3025-1
30251234 F02
other stray capacitance to the ADJ pin. Figure 3. Ceramic Capacitor DC Bias Characteristics Figure 4. Ceramic Capacitor Temperature Characteristics
30251234 F03
30251234 F04
much as 75% of its intial capacitance over the operating temperature range. The X5R and X7R dielectrics result in more stable characteristics and are usually more suitable for use as the output capacitor . The X7R type has better stability across temperature, while the X5R is less expensive and is available in higher values. In all cases, the output capacitance should never drop below 0.4μF , or instability or degraded performance may occur . Thermal Considerations The power handling capability of the device will be limited by the maximum rated junction temperature (125°C). The power dissipated by the device will be the output current multiplied by the input/output voltage differential: OUT) (VIN – VOUT) Note that the BIAS current is less than 500μA even under heavy loads, so its power consumption can be ignored for thermal calculations. The L TC3025-X has internal thermal limiting designed to protect the device during momentary overload conditions. For continuous normal conditions, the maximum junction temperature rating of 125°C must not be exceeded. It is important to give careful consideration to all sources of thermal resistance from junction to ambient. Additional heat sources mounted nearby must also be considered. For surface mount devices, heat sinking is accomplished by using the heat-spreading capabilities of the PC board and its copper traces. Copper board stiffeners and plated through holes can also be used to spread the heat gener- ated by power devices. The L TC3025-X 2mm × 2mm DFN package is specifi ed as having a junction-to-ambient thermal resistance of 102°C/W , which assumes a minimal heat spreading cop- per plane. The actual thermal resistance can be reduced substantially by connecting the package directly to a good heat spreading ground plane. When soldered to 2500mm double-sided 1 oz. copper plane, the actual junction-to- ambient thermal resistance can be less than 60°C/W . Calculating Junction Temperature Example: Given an output voltage of 1.2V , an input voltage of 1.8V to 3V , an output current range of 0mA to 100mA and a maximum ambient temperature of 50°C, what will the maximum junction temperature be? The power dissipated by the device will be equal to: I OUT(MAX) (VIN(MAX) – VOUT) where: I OUT(MAX) = 100mA V IN(MAX) = 3V So: P = 100mA(3V – 1.2V) = 0.18W Even under worst-case conditions, the L TC3025-X’s BIAS pin power dissipation is only about 1mW , thus can be ig- nored. Assuming a junction-to-ambient thermal resistance of 102°C/W , the junction temperature rise above ambient will be approximately equal to: The maximum junction temperature will then be equal to the maximum junction temperature rise above ambient plus the maximum ambient temperature or: T Short-Circuit/Thermal Protection The L TC3025-X has built-in short-circuit current limiting as well as overtemperature protection. During short-circuit conditions, internal circuitry automatically limits the output current to approximately 1130mA. At higher temperatures, or in cases where internal power dissipation causes exces- sive self heating on chip, the thermal shutdown circuitry will shut down the LDO when the junction temperature exceeds approximately 150°C. It will re enable the LDO once the junction temperature drops back to approximately 140°C. The L TC3025-X will cycle in and out of thermal
30251234 TA02
30251234 TA03
Figure 5. Output Start-Up and Shutdown
30251234 F05
shorten the life of the part. 5 shows the start-up and shutdown output waveform.
Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However , no responsibility is assumed for its use. Linear Technology Corporation makes no representa- tion that the interconnection of its circuits as described herein will not infringe on existing patent rights. PACKAGE DESCRIPTION 2.00 ±0.10 (4 SIDES) NOTE: 1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (WCCD-2) 2. DRAWING NOT TO SCALE 3. ALL DIMENSIONS ARE IN MILLIMETERS 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE 5. EXPOSED PAD SHALL BE SOLDER PLATED 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE 0.38 ± 0.05 BOTTOM VIEW—EXPOSED PAD 0.56 ± 0.05 (2 SIDES) 0.75 ±0.05 R = 0.115 TYP 1.37 ±0.05 (2 SIDES) PIN 1 BAR TOP MARK (SEE NOTE 6)
0.200 REF
0.00 – 0.05 (DC6) DFN 1103 0.25 ± 0.05 1.42 ±0.05 (2 SIDES) RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS 0.61 ±0.05 (2 SIDES)1.15 ±0.05 0.675 ±0.05 2.50 ±0.05 PACKAGE OUTLINE 0.25 ± 0.05 0.50 BSC0.50 BSC PIN 1 CHAMFER OF EXPOSED PAD 6-Lead Plastic DFN (2mm × 2mm) (Reference L TC DWG # 05-08-1703)
Linear Technology Corporation 1630 McCarthy Blvd., Milpitas, CA 95035-7417 (408) 432-1900 ● FAX: (408) 434-0507 ● www.linear .com © LINEAR TECHNOLOGY CORPORATION 2007 LT 1008 REV C • PRINTED IN USA RELATED PARTS PART NUMBER DESCRIPTION COMMENTS LT 1129 700mA, Micropower , LDO V IN: 4.2V to 30V , VOUT(MIN) = 3.75V , VDO = 0.40V , IQ = 50μA, ISD < 16μA, VOUT = Adj, 3.3V , 5V , DD, SOT-223, S8, TO-220, TSSOP20 Packages L T1175 500mA, Micropower , Negative LDO V IN: –20V to –4.3V , VOUT(MIN) = –3.8V , VDO = 0.50V , IQ = 45μA, ISD < 10μA, VOUT = Adj, –5V , DD, SOT-223, S8, N8 Packages. Guaranteed Voltage Tolerance and Line/Load Regulation L T1185 3A, Negative LDO V IN: –35V to –4.2V , VOUT(MIN) = –2.40V , VDO = 0.80V , IQ = 2.5mA, ISD < 1μA, VOUT = Adj, TO-220 Package. Accurate Programmable Current Limit, Remote Sense L T1761 100mA, Low Noise Micropower , LDO V IN: 1.8V to 20V , VOUT(MIN) = 1.22V , VDO = 0.30V , IQ = 20μA, ISD < 1μA, TM Package. Low Noise < 20μVRMSP-P, Stable with 1μF Ceramic Capacitors L T1762 150mA, Low Noise Micropower LDO V IN: 1.8V to 20V , VOUT(MIN) = 1.22V , VDO = 0.30V , IQ = 25μA, ISD < 1μA, VOUT = Adj, 2.5V , 3V , 3.3V , 5V , MS8 Package. Low Noise < 20μVRMSP-P L T1763 500mA, Low Noise Micropower LDO V IN: 1.8V to 20V , VOUT(MIN) = 1.22V , VDO = 0.30V , IQ = 30μA, ISD < 1μA, L T1764/L T1764A 3A, Low Noise, Fast T ransient Response, LDO V IN: 2.7V to 20V , VOUT(MIN) = 1.21V , VDO = 0.34V , IQ = 1mA, ISD < 1μA, VOUT = 1.8V , 2.5V , 3.3V , DD, TO-220 Packages. Low Noise < 40μVRMSP-P, “A” Version Stable with Ceramic Capacitors L TC1844 150mA, Very Low Dropout LDO V IN: 1.6V to 6.5V , VOUT(MIN) = 1.25V , VDO = 0.08V , IQ = 40μA, ISD < 1μA, Low Noise < 30μVRMSP-P, Stable with 1μF Ceramic Capacitors L T1962 300mA, Low Noise Micropower LDO V IN: 1.8V to 20V , VOUT(MIN) = 1.22V , VDO = 0.27V , IQ = 30μA, ISD < 1μA, L T1963/L T1963A 1.5A, Low Noise, Fast T ransient Response, LDO V IN: 2.1V to 20V , VOUT(MIN) = 1.21V , VDO = 0.34V , IQ = 1mA, ISD < 1μA, Low Noise < 40μVRMSP-P, “A”Version Stable with Ceramic Capacitors L T1964 200mA, Low Noise Micropower , Negative LDO V IN: –0.9V to –20V , VOUT(MIN) = –1.21V , VDO = 0.34V , IQ = 30μA, ISD < 3μA, VOUT = Adj, –5V , ThinSOT Package. Low Noise < 30μVRMSP-P, Stable with Ceramic Capacitors L T1965 1.1A, Low Noise, Low Dropout Linear Regulator 290mV Dropout Voltage, Low Noise: 40μV RMS, VIN: 1.8V to 20V , VOUT: 1.2V to 19.5V , Stable with Ceramic Caps, TO-220, DD, MSOP and 3 × 3 DFN Packages L T3020 100mA, Low Voltage, VLDO V IN: 0.9V to 10V , VOUT(MIN) = 0.20V , VDO = 0.15V , IQ = 120μA, ISD < 3μA, VOUT = Adj, DFN, MS8 Package L T3023 Dual, 2 × 100mA, Low Noise Micropower , LDO V IN: 1.8V to 20V , VOUT(MIN) = 1.22V , VDO = 0.30V , IQ = 40μA, ISD < 1μA, VOUT = Adj, DFN, MS Packages. Low Noise < 20μVRMSP-P, Stable with 1μF Ceramic Capacitors L T3024 Dual 100mA/500mA, Low Noise Micropower , LDO VIN: 1.8V to 20V , VOUT(MIN) = 1.22V , VDO = 0.30V , IQ = 60μA, ISD < 1μA, VOUT = Adj, DFN, TSSOP Packages. Low Noise < 20μVRMSP-P, Stable with 1μF Ceramic Capacitors L TC3025 300mA Micropower VLDO Linear Regulator 45mV Dropout Voltage, Low Noise: 80μV RMS, VIN: 0.9V to 5.5V , Low IQ = 54μA, 2mm × 2mm 6-Lead DFN Package VDO = 0.1V , IQ = 950μA, Stable with 10μF Ceramic Capacitors, DFN-10 and MSOP-10 Packages L T3080/L T3080-1 1.1A, Parallelable, Low Noise, Low Dropout Linear Regulator 300mV Dropout Voltage (2-supply operation), Low Noise: 40μVRMS, VIN: 1.2V to 36V , VOUT: 0V to 35.7V , Current-Based Reference with 1-Resistor VOUT Set; Directly Parallelable (No Op Amp Required), Stable with Ceramic Caps, TO-220, SOT-223, MSOP and 3 × 3 DFN Packages; “–1” Version Has Integrated Internal Ballast Resistor ThinSOT is a trademark of Linear Technology Corporation.