LS846 LINEAR | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 1
Technical content
Linear Integrated Systems • 4042 Clipper Court • Fremont, CA 94538 • Tel: 510 490-9160 • Fax: 510 353-0261
FEATURES
ULTRA LOW NOISE e n = 3nV/√Hz LOW GATE LEAKAGE I G = 15pA ABSOLUTE MAXIMUM RATINGS1 @ 25 °C (unless otherwise stated) Maximum Temperatures Storage Temperature -65 to +150 °C Operating Junction Temperature -55 to +135 °C Maximum Power Dissipation Continuous Power Dissipation @ +125 °C 350mW Maximum Currents Gate Forward Current I G(F) = 50mA Maximum Voltages Drain to Source V DSO = 60V Gate to Source V GSS = 60V Gate to Drain V GDS = 60V ELECTRICAL CHARACTERISTICS @ 25 °C (unless otherwise stated) SYMBOL CHARACTERISTIC MIN TYP MAX UNITS CONDITIONS BVGSS Gate to Source Breakdown Voltage 60 V V DS = 0, ID = 1nA VGS(OFF) Gate to Source Pinch-off Voltage 1 3.5 V V DS = 15V, ID = 1nA VGS Gate to Source Operating Voltage 0.5 3.5 V V DS = 15V, ID = 500µA IDSS Drain to Source Saturation Current 1.5 5 15 mA V DG = 15V, VGS = 0 IG Gate Operating Current 15 50 pA V DG = 15V, ID = 500µA IG Gate Operating Current Reduced V DG 5 30 pA V DG = 3V, ID = 500µA IGSS Gate to Source Leakage Current 100 pA V DG = 15V, VDS = 0 Yfss Full Conductance Transconductance 1500 µmho V GD = 15V, VGS = 0, f = 1kHz Yfs Typical Conductance Transconductance 1000 1500 µmho V DG = 15V, ID = 500µA Yoss Full Output Conductance 20 µmho V DG = 15V, VGS = 0 Yos Typical Output Conductance 0.2 2 µmho V DG = 15V, ID = 500µA NF Noise Figure 0.5 dB VDS = 15V, VGS = 0, RG = 10MΩ, f = 100Hz, NBW = 6Hz en Noise Voltage 3 7 nV/ √Hz VDS = 15V, ID = 500µA, f = 1kHz, NBW = 1Hz en Noise Voltage 11 nV/ √Hz VDS = 15V, ID = 500µA, f = 10Hz, NBW = 1Hz CISS Common Source Input Capacitance 8 pF CRSS Common Source Reverse Transfer Cap. 3 pF VDS = 15V, ID = 500µA LS846 LOW NOISE, LOW LEAKAGE SINGLE N-CHANNEL JFET Linear Integrated Systems 1. Absolute maximum ratings are limiting va lues above which serviceability may be impaired. Information furnished by Linear Integrated Systems is believed to be accurate and reliable. However, no responsibility is assumed for its use; nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Linear Integrated Systems. *For equivalent monolithic dual, see LS843 family.