LS43 RAYTHEON | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 3

Technical content

4-Line To 10-Line Decoders (1-of-10) LS42LS43_sLS44 FEATURES PIN-OUT DIAGRAM ™ All Outputs Are High for Invalid Input Conditions * Also for Application as tsa2 4-Line to 16-Line Decoders SCD-TO-DECIMAL DECODER 3-Line to 8-Line Decoders Be wnrurs _ oureurs = vg Tee OT ET DESCRIPTION «Ei eagae a ololaloyo aot} These monolithic decimal decoders consist of eight inverters ie [OU ieee cates Ot [yee ee] and ten four-input NAND gates. The inverters are connected i ee. a a MME in vat i fo oon cee Oe in pairs to make BCD input data available for decoding by = Ia ie a al a boadaiam the NAND gates. Full decoding of valid input logic ensures Sees | O23 8 6 aN that all outputs remain off for all invalid input conditions. Ss a coarse The LS42 BCD-to-decimal decoders, the LS43 excess-3-to- 73a e7 Ponti loi: se uncon table decimal decoders, and the LS44 excess-3-gray-to-decimal decoders feature inputs and outputs that are compatible for use with most TTL and other saturated low-level logic circuits, Die Size 077 x.065 SALS circuits are characterized for operation over the full military temperature range of 55°C to 125°C; 74LS Lsa3 Circuits are characterized for operation from 0°C to 70°C. EXCESS-3-TO-DECIMAL DECODER 1312 imryis _ourpurs ‘ge Tee OT AT + ise | aa we ue wes | sures eel feaneome P| scour _| excessaineur | sonny meur | pecmarourur | fg Sollee 2555 Peete cs OCs Sk canny Deitel gia 3s6 705 A area) aaa aaa) ee a lf fae ee ee nh Ha ed ton " al =Biaieaecial OOOO m SG pay 2 LE PU Ee H O12 345 6 ND ms ta 234567 Positive loge: se fanetion table Tr oo i] PF Ch Soa cay mt! | oiesize.o77 x.06s H = high level, L = low level uses EXCESS-3.GRAY-TO-DECIMAL DECODER = weet omg “ge Ree OT ET aaa ‘Scaoane

18 Be a Fa

ie ay Hines to rr) ge lillie 2 >- (im aaa faa bea i Shetek A ouodeooo Bs i : or2 ate tax ey i BREE outros zaase7 Positive logic: see function table. Die Size .077 x .065 219

Ls42 LS43 LS44 4-Line To 10-Line Decoders (1-of-10) LOGIC DIAGRAMS w 7 o our a So 3 Ta O- OUTPUT O - | rd: O- ourPuro ie (18) A _ 2 i) weuT A 150 +H @ oll TF eal? Poors 4 re P fi H tH 3) ITF (3) ia th ~lle-tty fa) a rrr: (4) a Loe HH Ss tte Sp Patt on > sae o~ oureur « ues ae rr tT# rut ° H input o H D rat He . . tH: oureurs DH De ovwurs btn 4 hie No == _| p” ourrur input o ZUR Co v0 input 0 2 BS0 2 LITA 2 ror: 10) > Ip HEE om Core |.) Poth CHS: eoutrurs rH” =i H! oureurs Ls42 LS43 BCD-TO-DECIMAL DECODERS EXCESS-3-TO-DECIMAL DECODERS rH. $” ourpuro o" ourru =s 02 ourrut EH our? UH neuro Mims came 5) d>l iT es eS ARE, DP oe ineut cB S0 La te Hs is*= a ec d>t the Lo {9)

5 Wizz jO~ ourPut7

ineut 02 So. LTS = v0} HS So oureurs Lt 2 So \\ Ho]? o“ourrurs usa EXCESS-3-GRAY -TO-DECIMAL-DECODERS 220

4-Line To 10-Line Decoders (1-of-10) Ls42 LS43 LS44q Recommended Operating Conditions Po Supply voltage, Veg [4s] 5 [55 [ars] 5 [sal v | High level output current, lor a a OT Low-level output current, To. [fa 8 Pa] [Operating eer temperate, Ta a se a Electrical Characteristics Over Recommended Free-Air Temperature Range (Unless Otherwise Noted) Test Conditions* ee ee { Min [Tye""[ Max | Min [Typ] Max | a a | a a [Vj | Vec= MIN, 1i=-T18mA a a ea Vec=MIN, Vin=2V, Vou Vin=Virmax_lon=-400uA 27 v Vv, Voo=MIN, Vin=2V,~ [lousamA 026 [oa [ozs | oa | v ou Vit=Vi-max [ousema Tf oasp os] [ef Voge max, “viet pr pte] He Versa, 22.00 a pe] Voc=MAX, —Vi=0.4V a Host | Voor Wax oo is oo ma] 2 A *For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. +All typical vlues are at Veg = 8, Ta = 25°C Not more than one output Should be Shorted ata time, ttIc¢ is measured with all outputs open and inputs grownded Switching Characteristics, Vee = 5V Over Recommended Free-Air Temperature Range To a Test Conditions: C. = 18pF, R, = 2k (See Fig. A, page 2-174) pes [vere [ool PPLE 2 gate delay PHL A.B.C or D Any Output Wat 7 30 31 3 gate delay LH ABC or D Any output 7 25 W 2 gate delay Se aed el 3 gate delay Test Conditions: C, = SOpF, A, = 2kfi (See Fig. A, page 2-174) pe [ere [reel PPT T= | 2 gate delay ca a ‘3 gate delay [in [asco Prxeae [=> =Tet = [ape] seat! | *T= [T= T= [T= Tel J 3 gate delay Note: AC specification shown under -55°C and +128°C are for 9LS devices only. All SOpF specifications are for 9L8 only. 221