LMP2021 NSC | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 20

Technical content

Features

(Typical Values, TA = 25°C, VS = 5V) ■ Input offset voltage (typical) −0.4 µV ■ Input offset voltage (max) ±5 µV ■ Input offset voltage drift (typical) -0.004 µV/°C ■ Input offset voltage drift (max) ±0.02 µV/°C ■ Input voltage noise, AV = 1000 11 nV/√Hz ■ Open loop gain 160 dB ■ CMRR 139 dB ■ PSRR 130 dB ■ Supply voltage range 2.2V to 5.5V ■ Supply current (per amplifier) 1.1 mA ■ Input bias current ±25 pA ■ GBW 5 MHz ■ Slew rate 2.6 V/µs ■ Operating temperature range −40°C to 125°C ■ 5-Pin SOT-23, 8-Pin MSOP and 8-Pin SOIC Packages

Applications

■ Precision instrumentation amplifiers ■ Battery powered instrumentation ■ Thermocouple amplifiers ■ Bridge amplifiers Typical Application Bridge Amplifier 30014972 The LMP2021/LMP2022 support systems with up to 24 bits of accuracy. LMP® is a registered trademark of National Semiconductor Corporation. © 2009 National Semiconductor Corporation 300149 www.national.com LMP2021/LMP2022 Zero Drift, Low Noise, EMI Hardened Amplifiers

Absolute Maximum Ratings (Note 1) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. ESD Tolerance (Note 2) Human Body Model 2000V Machine Model 200V Charge Device Model 1000V VIN Differential ±VS Supply Voltage (VS = V+ – V−) 6.0V All Other Pins V+ + 0.3V, V− − 0.3V Output Short-Circuit Duration to V+ or V− (Note 3) 5s Storage Temperature Range −65°C to 150°C Junction Temperature (Note 4) 150°C max Soldering Information Infrared or Convection (20 sec) 235°C Wave Soldering Lead Temperature (10 sec) 260°C Operating Ratings (Note 1) Temperature Range −40°C to 125°C Supply Voltage (VS = V+ – V–) 2.2V to 5.5V Package Thermal Resistance (θJA) 5-Pin SOT-23 164 °C/W 8-Pin SOIC (LMP2021) 106 °C/W 8-Pin SOIC (LMP2022) 106 °C/W 8-Pin MSOP 217 °C/W 2.5V Electrical Characteristics (Note 5) Unless otherwise specified, all limits are guaranteed for TA = 25°C, V+ = 2.5V, V− = 0V, VCM = V+/2, RL >10 kΩ to V+/2. Bold- face limits apply at the temperature extremes. Symbol Parameter Conditions Min (Note 7) Typ (Note 6) Max (Note 7) Units VOS Input Offset Voltage –0.9 ±5 ±10 μV TCVOS Input Offset Voltage Drift (Note 8) 0.001 ±0.02 μV/°C IB Input Bias Current ±23 ±100 ±300 pA IOS Input Offset Current ±57 ±200 ±250 pA CMRR Common Mode Rejection Ratio −0.2V ≤ VCM ≤ 1.7V 0V ≤ VCM ≤ 1.5V 105 102 141 dB CMVR Input Common-Mode Voltage Range Large Signal CMRR ≥ 105 dB Large Signal CMRR ≥ 102 dB −0.2 1.7 1.5 V EMIRR Electro-Magnetic Interference Rejection Ratio (Note 9) IN+ and IN− VRF-PEAK = 100 mVP (−20 dBVP) f = 400 MHz dB VRF-PEAK = 100 mVP (−20 dBVP) f = 900 MHz VRF-PEAK = 100 mVP (−20 dBVP) f = 1800 MHz VRF-PEAK = 100 mVP (−20 dBVP) f = 2400 MHz PSRR Power Supply Rejection Ratio 2.5V ≤ V+ ≤ 5.5V, VCM = 0 115 112 130 dB 2.2V ≤ V+ ≤ 5.5V, VCM = 0 110 130 AVOL Large Signal Voltage Gain RL = 10 kΩ to V+/2 VOUT = 0.5V to 2V 124 119 150 dB RL = 2 kΩ to V+/2 VOUT = 0.5V to 2V 120 115 150 www.national.com 2 LMP2021/LMP2022

Symbol Parameter Conditions Min (Note 7) Typ (Note 6) Max (Note 7) Units VOUT Output Swing High RL = 10 kΩ to V+/2 38 50 mV from either rail RL = 2 kΩ to V+/2 62 85 115 Output Swing Low RL = 10 kΩ to V+/2 30 45 RL = 2 kΩ to V+/2 58 75 IOUT Linear Output Current Sourcing, VOUT = 2V 30 50 mASinking, VOUT = 0.5V 30 50 IS Supply Current Per Amplifier 0.95 1.10 1.37 mA SR Slew Rate (Note 10) AV = +1, CL = 20 pF, RL = 10 kΩ VO = 2 VPP

2.5 V/μs

GBW Gain Bandwidth Product CL = 20 pF, RL = 10 kΩ 5 MHz GM Gain Margin CL = 20 pF, RL = 10 kΩ 10 dB ΦM Phase Margin CL = 20 pF, RL = 10 kΩ 60 deg CIN Input Capacitance Common Mode 12 pFDifferential Mode 12 en Input-Referred Voltage Noise Density f = 0.1 kHz or 10 kHz, AV = 1000 11 nV/ f = 0.1 kHz or 10 kHz, AV = 100 15 Input-Referred Voltage Noise 0.1 Hz to 10 Hz 260 nVPP0.01 Hz to 10 Hz 330 in Input-Referred Current Noise f = 1 kHz 350 fA/ tr Recovery time to 0.1%, RL = 10 kΩ, AV = −50, VOUT = 1.25 VPP Step, Duration = 50 μs 50 µs CT Cross Talk LMP2022, f = 1 kHz 150 dB Unless otherwise specified, all limits are guaranteed for TA = 25°C, V+ = 5V, V− = 0V, VCM = V+/2, RL > 10 kΩ to V+/2. Boldface limits apply at the temperature extremes. Symbol Parameter Conditions Min (Note 7) Typ (Note 6) Max (Note 7) Units VOS Input Offset Voltage −0.4 ±5 ±10 μV TCVOS Input Offset Voltage Drift (Note 8) −0.004 ±0.02 μV/°C IB Input Bias Current ±25 ±100 ±300 pA IOS Input Offset Current ±48 ±200 ±250 pA CMRR Common Mode Rejection Ratio −0.2V ≤ VCM ≤ 4.2V 0V ≤ VCM ≤ 4.0V 120 115 139 dB CMVR Input Common-Mode Voltage Range Large Signal CMRR ≥ 120 dB Large Signal CMRR ≥ 115 dB –0.2 4.2 4.0 V 3 www.national.com LMP2021/LMP2022

Symbol Parameter Conditions Min (Note 7) Typ (Note 6) Max (Note 7) Units EMIRR Electro-Magnetic Interference Rejection Ratio (Note 9) IN+ and IN− VRF-PEAK = 100 mVP (−20 dBVP) f = 400 MHz dB VRF-PEAK = 100 mVP (−20 dBVP) f = 900 MHz VRF-PEAK = 100 mVP (−20 dBVP) f = 1800 MHz VRF-PEAK = 100 mVP (−20 dBVP) f = 2400 MHz PSRR Power Supply Rejection Ratio 2.5V ≤ V+ ≤ 5.5V, VCM = 0 115 112 130 dB 2.2V ≤ V+ ≤ 5.5V, VCM = 0 110 130 AVOL Large Signal Voltage Gain RL = 10 kΩ to V+/2 VOUT = 0.5V to 4.5V 125 120 160 dB RL = 2 kΩ to V+/2 VOUT = 0.5V to 4.5V 123 118 160 VOUT Output Swing High RL = 10 kΩ to V+/2 83 135 170 mV from either rail RL = 2 kΩ to V+/2 120 160 204 Output Swing Low RL = 10 kΩ to V+/2 65 80 105 RL = 2 kΩ to V+/2 103 125 158 IOUT Linear Output Current Sourcing, VOUT = 4.5V 30 50 mASinking, VOUT = 0.5V 30 50 IS Supply Current Per Amplifier 1.1 1.25 1.57 mA SR Slew Rate (Note 10) AV = +1, CL = 20 pF, RL = 10 kΩ VO = 2 VPP 2.6 V/μs GBW Gain Bandwidth Product CL = 20 pF, RL = 10 kΩ 5 MHz GM Gain Margin CL = 20 pF, RL = 10 kΩ 10 dB ΦM Phase Margin CL = 20 pF, RL = 10 kΩ 60 deg CIN Input Capacitance Common Mode 12 pFDifferential Mode 12 en Input-Referred Voltage Noise Density f = 0.1 kHz or 10 kHz, AV= 1000 11 nV/ f = 0.1 kHz or 10 kHz, AV= 100 15 Input-Referred Voltage Noise 0.1 Hz to 10 Hz Noise 260 nVPP0.01 Hz to 10 Hz Noise 330 in Input-Referred Current Noise f = 1 kHz 350 fA/ tr Input Overload Recovery time to 0.1%, RL = 10 kΩ, AV = −50, VOUT = 2.5 VPP Step, Duration = 50 μs μs CT Cross Talk LMP2022, f = 1 kHz 150 dB www.national.com 4 LMP2021/LMP2022

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics Tables. Note 2: Human Body Model per MIL-STD-883, Method 3015.7. Machine Model, per JESD22-A115-A. Field-Induced Charge-Device Model, per JESD22-C101- Note 3: Package power dissipation should be observed. Note 4: The maximum power dissipation is a function of TJ(MAX), θJA, and TA. The maximum allowable power dissipation at any ambient temperature is PD = (TJ(MAX) - TA)/ θJA. All numbers apply for packages soldered directly onto a PC board. Note 5: Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that TJ = TA. No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where TJ > TA. Note 6: Typical values represent the most likely parametric norm at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material. Note 7: All limits are guaranteed by testing, statistical analysis or design. Note 8: Offset voltage temperature drift is determined by dividing the change in VOS at the temperature extremes by the total temperature change. Note 9: The EMI Rejection Ratio is defined as EMIRR = 20Log ( VRF-PEAK /ΔVOS). Note 10: The number specified is the average of rising and falling slew rates and is measured at 90% to 10%. Connection Diagrams 5-Pin SOT-23 30014902 Top View 8-Pin SOIC (LMP2021) 30014953 Top View 8-Pin SOIC/MSOP (LMP2022) 30014903

Ordering Information

Package Part Number Package Marking Transport Media NSC Drawing 5-Pin SOT-23 LMP2021MF AF5A 1k Units Tape and Reel MF05ALMP2021MFE 250 Units Tape and Reel LMP2021MFX 3k Units Tape and Reel 8-Pin SOIC LMP2021MA LMP2021MA 95 Units/Rail M08ALMP2021MAX 2.5k Units Tape and Reel LMP2022MA LMP2022MA 95 Units/Rail LMP2022MAX 2.5k Units Tape and Reel 8-Pin MSOP LMP2022MM AV5A 1k Units Tape and Reel MUA08ALMP2022MME 250 Units Tape and Reel LMP2022MMX 3.5k Units Tape and Reel 5 www.national.com LMP2021/LMP2022

Typical Performance Characteristics Unless otherwise noted: TA = 25°C, RL > 10 kΩ, VS= V+ – V–, VS= 5V, VCM = VS/2. Offset Voltage Distribution 30014912 TCVOS Distribution 30014914 Offset Voltage Distribution 30014913 TCVOS Distribution 30014915 Offset Voltage vs. Supply Voltage 30014905 PSRR vs. Frequency 30014930 www.national.com 6 LMP2021/LMP2022

Input Bias Current vs. VCM 30014962 Input Bias Current vs. VCM 30014961 Offset Voltage vs. VCM 30014906 Offset Voltage vs. VCM 30014907 Supply Current vs. Supply Voltage (Per Amplifier) 30014904 Input Voltage Noise vs. Frequency 30014926 7 www.national.com LMP2021/LMP2022

Open Loop Frequency Response 30014922 Open Loop Frequency Response 30014921 Open Loop Frequency Response Over Temperature 30014923 EMIRR vs. Frequency 30014934 EMIRR vs. Input Power 30014932 EMIRR vs. Input Power 30014933 www.national.com 8 LMP2021/LMP2022

Time Domain Input Voltage Noise 30014928 Time Domain Input Voltage Noise 30014929 CMRR vs. Frequency 30014931 Slew Rate vs. Supply Voltage 30014916 Output Swing High vs. Supply Voltage 30014909 Output Swing Low vs. Supply Voltage 30014911 9 www.national.com LMP2021/LMP2022

Output Swing High vs. Supply Voltage 30014908 Output Swing Low vs. Supply Voltage 30014910 Overload Recovery Time 30014942 Overload Recovery Time 30014943 Large Signal Step Response 30014920 Small Signal Step Response 30014918 www.national.com 10 LMP2021/LMP2022

Large Signal Step Response 30014919 Small Signal Step Response 30014917 Output Voltage vs. Output Current 30014924 Cross Talk Rejection Ratio vs. Frequency (LMP2022) 30014973 11 www.national.com LMP2021/LMP2022

Application Information

The LMP2021/LMP2022 are single and dual precision oper- ational amplifiers with ultra low offset voltage, ultra low offset voltage drift, and very low input voltage noise with no 1/f and extended supply voltage range. The LMP2021/LMP2022 of- fer on chip EMI suppression circuitry which greatly enhances the performance of these precision amplifiers in the presence of radio frequency signals and other disturbances. The LMP2021/LMP2022 utilize proprietary techniques to measure and continuously correct the input offset error volt- age. The LMP2021/LMP2022 have a DC input offset voltage with a maximum value of ±5 μV and an input offset voltage drift maximum value of 0.02 µV/°C. The input voltage noise of the LMP2021/LMP2022 is less than 11 nV/ at a voltage gain of 1000 V/V and has no flicker noise component. This makes the LMP2021/LMP2022 ideal for high accuracy, low frequency applications where lots of amplification is needed and the input signal has a very small amplitude. The proprietary input offset correction circuitry enables the LMP2021/LMP2022 to have superior CMRR and PSRR per- formances. The combination of an open loop voltage gain of 160 dB, CMRR of 142 dB, PSRR of 130 dB, along with the ultra low input offset voltage of only −0.4 µV, input offset volt- age drift of only −0.004 µV/°C, and input voltage noise of only 260 nVPP at 0.1 Hz to 10 Hz make the LMP2021/LMP2022 great choices for high gain transducer amplifiers, ADC buffer amplifiers, DAC I-V conversion, and other applications re- quiring precision and long-term stability. Other features are rail-to-rail output, low supply current of 1.1 mA per amplifier, and a gain-bandwidth product of 5 MHz. The LMP2021/LMP2022 have an extended supply voltage range of 2.2V to 5.5V, making them ideal for battery operated portable applications. The LMP2021 is offered in 5-pin SOT-23 and 8-pin SOIC packages. The LMP2022 is offered in 8-pin MSOP and 8-Pin SOIC packages. EMI SUPPRESSION The near-ubiquity of cellular, bluetooth, and Wi-Fi signals and the rapid rise of sensing systems incorporating wireless ra- dios make electromagnetic interference (EMI) an evermore important design consideration for precision signal paths. Though RF signals lie outside the op amp band, RF carrier switching can modulate the DC offset of the op amp. Also some common RF modulation schemes can induce down- converted components. The added DC offset and the induced signals are amplified with the signal of interest and thus cor- rupt the measurement. The LMP2021/LMP2022 use on chip filters to reject these unwanted RF signals at the inputs and power supply pins; thereby preserving the integrity of the pre- cision signal path. Twisted pair cabling and the active front-end’s common-mode rejection provide immunity against low frequency noise (i.e.

60 Hz or 50 Hz mains) but are ineffective against RF interfer-

ence. Figure 12 displays this. Even a few centimeters of PCB trace and wiring for sensors located close to the amplifier can pick up significant 1 GHz RF. The integrated EMI filters of LMP2021/LMP2022 reduce or eliminate external shielding and filtering requirements, thereby increasing system robust- ness. A larger EMIRR means more rejection of the RF inter- ference. For more information on EMIRR, please refer to AN-1698. INPUT VOLTAGE NOISE The input voltage noise density of the LMP2021/LMP2022 has no 1/f corner, and its value depends on the feedback net- work used. This feature of the LMP2021/LMP2022 differenti- ates this family from other products currently available from other vendors. In particular, the input voltage noise density decreases as the closed loop voltage gain of the LMP2021/ LMP2022 increases. The input voltage noise of the LMP2021/ LMP2022 is less than 11 nV/ when the closed loop volt- age gain of the op amp is 1000. Higher voltage gains are required for smaller input signals. When the input signal is smaller, a lower input voltage noise is quite advantageous and increases the signal to noise ratio. Figure 1 shows the input voltage noise of the LMP2021/ LMP2022 as the closed loop gain increases. 30014959 FIGURE 1. Input Voltage Noise Density decreases with FIGURE 2. Input Voltage Noise Density with no 1/f noise and no 1/f noise allow more flexibility in circuit design.

eliminating the reduction in AVOL of the LMP2021/LMP2022. An alternative circuit to achieve this is shown in Figure 11. FIGURE 11. Alternative Sensor Impedance Circuit offset voltage drift; all of which are very low frequency events. maintaining total system accuracy. these amplifiers ideal choices for use with a bridge sensor. signal and hence improve the overall system performance.

300 Hz filter on the LMP2022 helps removing the higher fre-

system error by eliminating error due to source variations. signals and high frequency noise.

FIGURE 12. LMP2021/LMP2022 used with ADC161S626

Physical Dimensions inches (millimeters) unless otherwise noted 5-Pin SOT-23 8-Pin SOIC www.national.com 18 LMP2021/LMP2022

19 www.national.com LMP2021/LMP2022

LMP2021/LMP2022 Zero Drift, Low Noise, EMI Hardened Amplifiers For more National Semiconductor product information and proven design tools, visit the following Web sites at: Products Design Support Amplifiers www.national.com/amplifiers WEBENCH® Tools www.national.com/webench Audio www.national.com/audio App Notes www.national.com/appnotes Clock and Timing www.national.com/timing Reference Designs www.national.com/refdesigns Data Converters www.national.com/adc Samples www.national.com/samples Interface www.national.com/interface Eval Boards www.national.com/evalboards LVDS www.national.com/lvds Packaging www.national.com/packaging Power Management www.national.com/power Green Compliance www.national.com/quality/green Switching Regulators www.national.com/switchers Distributors www.national.com/contacts LDOs www.national.com/ldo Quality and Reliability www.national.com/quality LED Lighting www.national.com/led Feedback/Support www.national.com/feedback Voltage Reference www.national.com/vref Design Made Easy www.national.com/easy PowerWise® Solutions www.national.com/powerwise Solutions www.national.com/solutions Serial Digital Interface (SDI) www.national.com/sdi Mil/Aero www.national.com/milaero Temperature Sensors www.national.com/tempsensors SolarMagic™ www.national.com/solarmagic Wireless (PLL/VCO) www.national.com/wireless PowerWise® Design University www.national.com/training THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION (“NATIONAL”) PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL’S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS. EXCEPT AS PROVIDED IN NATIONAL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders. Copyright© 2009 National Semiconductor Corporation For the most current product information visit us at www.national.com National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com www.national.com