LMD18200 NSC | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 13
Technical content
Features
n Delivers up to 3A continuous output n Operates at supply voltages up to 55V n Low RDS (ON) typically 0.3Ω per switch n TTL and CMOS compatible inputs n No “shoot-through” current n Thermal warning flag output at 145˚C n Thermal shutdown (outputs off) at 170˚C n Internal clamp diodes n Shorted load protection n Internal charge pump with external bootstrap capability
Applications
n DC and stepper motor drives n Position and velocity servomechanisms n Factory automation robots n Numerically controlled machinery n Computer printers and plotters Functional Diagram DS010568-1 FIGURE 1. Functional Block Diagram of LMD18200
Connection Diagrams and Ordering Information DS010568-2 11-Lead TO-220 Package Top View Order Number LMD18200T See NS Package TA11B DS010568-25 24-Lead Dual-in-Line Package Top View Order Number LMD18200-2D-QV 5962-9232501VXA LMD18200-2D/883 5962-9232501MXA See NS Package DA24B LMD18200 www.national.com 2
Absolute Maximum Ratings(Note 1) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Total Supply Voltage (V S, Pin 6) 60V Voltage at Pins 3, 4, 5, 8 and 9 12V Voltage at Bootstrap Pins (Pins 1 and 11) V OUT +16V Peak Output Current (200 ms) 6A Continuous Output Current (Note 2) 3A Power Dissipation (Note 3) 25W Power Dissipation (T A = 25˚C, Free Air) 3W Junction Temperature, TJ(max) 150˚C ESD Susceptibility (Note 4) 1500V Storage Temperature, T STG −40˚C to +150˚C Lead Temperature (Soldering, 10 sec.) 300˚C Operating Ratings(Note 1) Junction Temperature, TJ −40˚C to +125˚C VS Supply Voltage +12V to +55V Electrical Characteristics(Note 5) The following specifications apply for VS = 42V, unless otherwise specified.Boldfacelimits apply over the entire operating temperature range, −40˚C≤ TJ ≤ +125˚C, all other limits are for TA = TJ = 25˚C. Symbol Parameter Conditions Typ Limit Units R DS (ON) Switch ON Resistance Output Current = 3A (Note 6) 0.33 0.4/ 0.6 Ω (max) R DS (ON) Switch ON Resistance Output Current = 6A (Note 6) 0.33 0.4/ 0.6 Ω (max) VCLAMP Clamp Diode Forward Drop Clamp Current = 3A (Note 6) 1.2 1.5 V (max) VIL Logic Low Input Voltage Pins 3, 4, 5 −0.1 V (min)
0.8 V (max)
IIL Logic Low Input Current V IN = −0.1V, Pins= 3, 4, 5 −10 µA (max) VIH Logic High Input Voltage Pins 3, 4, 5 2 V (min)
12 V (max)
IIH Logic High Input Current V IN = 12V, Pins= 3, 4, 5 10 µA (max) Current Sense Output I OUT = 1A (Note 8) 377 325/ 300 µA (min) 425/450 µA (max) Current Sense Linearity 1A ≤ IOUT ≤ 3A (Note 7) ±6 ±9 % Undervoltage Lockout Outputs turn OFF 9 V (min)
11 V (max)
TJW Warning Flag Temperature Pin 9 ≤ 0.8V, IL = 2 mA 145 ˚C VF(ON) Flag Output Saturation Voltage T J = TJW ,IL = 2 mA 0.15 V IF(OFF) Flag Output Leakage V F = 12V 0.2 10 µA (max) TJSD Shutdown Temperature Outputs Turn OFF 170 ˚C IS Quiescent Supply Current All Logic Inputs Low 13 25 mA (max) tDon Output Turn-On Delay Time Sourcing Outputs, I OUT = 3A 300 ns Sinking Outputs, IOUT = 3A 300 ns ton Output Turn-On Switching Time Bootstrap Capacitor = 10 nF Sourcing Outputs, IOUT = 3A 100 ns Sinking Outputs, IOUT = 3A 80 ns tDoff Output Turn-Off Delay Times Sourcing Outputs, I OUT = 3A 200 ns Sinking Outputs, IOUT = 3A 200 ns toff Output Turn-Off Switching Times Bootstrap Capacitor= 10 nF Sourcing Outputs, IOUT = 3A 75 ns Sinking Outputs, IOUT = 3A 70 ns tpw Minimum Input Pulse Width Pins 3, 4 and 5 1 µs tcpr Charge Pump Rise Time No Bootstrap Capacitor 20 µs LMD18200 www.national.com3
Electrical Characteristics Notes Note 1:Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when op- erating the device beyond its rated operating conditions. Note 2:See Application Information for details regarding current limiting. Note 3:The maximum power dissipation must be derated at elevated temperatures and is a function of TJ(max),θJA, and TA. The maximum allowable power dis- sipation at any temperature is PD(max) = (TJ(max)−T A)/θJA, or the number given in the Absolute Ratings, whichever is lower. The typical thermal resistance from junc- tion to case (θJC) is 1.0˚C/W and from junction to ambient (θJA) is 30˚C/W. For guaranteed operation TJ(max) = 125˚C. Note 4:Human-body model, 100 pF discharged through a 1.5 kΩ resistor. Except Bootstrap pins (pins 1 and 11) which are protected to 1000V of ESD. Note 5:All limits are 100% production tested at 25˚C. Temperature extreme limits are guaranteed via correlation using accepted SQC (Statistical Quality Control) methods. All limits are used to calculate AOQL, (Average Outgoing Quality Level). Note 6:Output currents are pulsed (tW < 2 ms, Duty Cycle< 5% ). Note 7:Regulation is calculated relative to the current sense output value with a 1A load. Note 8:Selections for tighter tolerance are available. Contact factory. Typical Performance Characteristics VSAT vs Flag Current DS010568-16 R DS (ON) vs Temperature DS010568-17 R DS (ON) vs Supply Voltage DS010568-18 Supply Current vs Supply Voltage DS010568-19 Supply Current vs Frequency (V S = 42V) DS010568-20 Supply Current vs Temperature (VS = 42V) DS010568-21 Current Sense Output vs Load Current DS010568-22 Current Sense Operating Region DS010568-23 LMD18200 www.national.com 4
connected between pins 1 and 2. Pin 2, OUTPUT 1:Half H-bridge number 1 output. Table 1. This input controls Table 1. This input is used to it is also necessary to apply logic high to PWM input, pin 5. Table 1. How this input (and DIREC-
maximum voltage compliance is 12V. ing currents) are ignored by the current sense circuitry. sients across system stray inductance. rents of the inductive loads. nitude of a current surge to a safe level for the LMD18200. (pin 6) with 1 square inch of copper on the PCB. FIGURE 4. Transitions in Brake, Direction, or PWM Must Be Separated By At Least 1 µsec
Physical Dimensionsinches (millimeters) unless otherwise noted 11-Lead TO-220 Power Package (T) Order Number LMD18200T LMD18200 www.national.com 12
Physical Dimensionsinches (millimeters) unless otherwise noted (Continued) LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. National Semiconductor Corporation Americas Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com National Semiconductor Europe Fax: +49 (0) 1 80-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 1 80-530 85 85 English Tel: +49 (0) 1 80-532 78 32 Français Tel: +49 (0) 1 80-532 93 58 Italiano Tel: +49 (0) 1 80-534 16 80 National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507 www.national.com 24-Lead Dual-in-Line Package Order Number LMD18200-2D-QV 5962-9232501VXA LMD18200-2D/883 5962-9232501MXA LMD18200 3A, 55V H-Bridge National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.