LM6118 NSC | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 13

Technical content

Features

jLow offset voltage: 0.2 mV j0.01% settling time: 400 ns jSlew rate Av = −1: 140 V/µs jSlew rate Av = +1: 75 V/µs jGain bandwidth: 17 MHz jTotal supply current: 5.5 mA jOutput drives 50Ω load (±1V)

Applications

Connection Diagrams and Order Information VIP™ is a trademark of National Semiconductor Corporation. Small Outline Package (WM) DS010254-3 Top View Order Number LM6218WM See NS Package Number M14B Dual-In-Line Package (J or N) DS010254-4 Top View Order Number LM6118N, LM6218AN or LM6218N See NS Package Number N08E May 1999 LM6118/LM6218 Fast Settling Dual Operational Amplifiers © 1999 National Semiconductor Corporation DS010254 www.national.com

Single ended input to differential output AV = 10, BW = 3.2 MHz 40 VPP Response = 1.4 MHz VS = ±15V Wide-Band, Fast-Settling

40 VPP Amplifier

www.national.com 2

Absolute Maximum Ratings(Note 1) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Total Supply Voltage 42V Input Voltage (Note 2) Differential Input Current (Note 3) ±10 mA Output Current (Note 4) Internally Limited Power Dissipation (Note 5) 500 mW ESD Tolerance (C = 100 pF, R= 1.5 kΩ ) ±2k V Junction Temperature 150˚C Storage Temperature Range −65˚C to +150˚C Lead Temperature (Soldering, 10 sec.) 300˚C Operating Temp. Range LM6118 −55˚C to +125˚C LM6218A −40˚C to +85˚C LM6218 −40˚C to +85˚C

Electrical Characteristics

±5V ≤ VS ≤ ±20V, VCM = 0V, VOUT = 0V, IOUT = 0A, unless otherwise specified. Limits with standard type face are for TJ = 25˚C, andBold Face Typeare forTemperature Extremes. Typ LM6118 LM6218A LM6218 Parameter Conditions 25˚C Limits Limits Limits Units (Note 6) (Note 6) (Note 6) Input Offset Voltage V S = ±15V 0.2 1 1 3 mV (max) 22 4 2.5 2.5 4.5 Input Offset Current V− + 3V ≤ VCM ≤ V+ − 3.5V 20 50 50 100 nA (max) 250 100 200 Input Bias Current V− + 3V ≤ VCM ≤ V+ − 3.5V 200 350 350 500 nA (max) 950 950 1250 Input Common Mode V− + 3V ≤ VCM ≤ V+ − 3.5V 100 90 90 80 dB (min) Rejection Ratio V S = ±20V 85 85 75 Positive Power Supply V− = −15V 100 90 90 80 dB (min) Rejection Ratio 5V ≤ V+ ≤ 20V 85 85 75 Negative Power Supply V+ = 15V 100 90 90 80 dB (min) Rejection Ratio −20V ≤ V− ≤ −5V 85 85 75 Large Signal V out = ±15V R L = 10k 500 150 150 100 V/mV (min) Voltage Gain V S = ±20V 100 100 70 Vout = ±10V R L = 500 200 50 50 40 V/mV (min) VS = ±15V ( ±20 mA) 30 30 25 VO Output Voltage Supply = ±20V R L = 10k 17.3 ±17 ±17 ±17 V (min) Swing Total Supply Current V S = ±15V 5.5 7 7 7 mA (max) 7.5 7.5 7.5 Output Current Limit V S = ±15V, Pulsed 65 100 100 100 mA (max) Slew Rate, Av= −1 V S = ±15V, Vout = ±10V 140 100 100 100 V/µs (min) R S = R f = 2k, Cf = 10 pF 50 50 50 Slew Rate, Av= +1 V S = ±15V, Vout = ±10V 75 50 50 50 V/µs (min) R S = R f = 2k, Cf = 10 pF 30 30 30 Gain-Bandwidth Product V S = ±15V, fo = 200 kHz 17 14 14 13 MHz (min) 0.01% Settling Time ΔVout = 10V, VS = ±15V, 400 ns AV = −1 R S = R f = 2k, Cf = 10 pF Input Capacitance Inverter 5 pF Follower 3 pF Note 1:Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions. Note 2:Input voltage range is (V+ − 1V) to (V−). www.national.com3

Electrical Characteristics(Continued) Note 3:The inputs are shunted with three series-connected diodes back-to-back for input differential clamping. Therefore differential input voltages greater than about 1.8V will cause excessive current to flow unless limited to less than 10 mA. Note 4:Current limiting protects the output from a short to ground or any voltage less than the supplies. With a continuous overload, the package dissipationmust be taken into account and heat sinking provided when necessary. Note 5:Devices must be derated using a thermal resistance of 90˚C/W for the N and WM packages. Note 6:Limits are guaranteed by testing or correlation. Typical Performance Characteristics Input Bias Current DS010254-25 Input Noise Voltage DS010254-26 Common Mode Limits DS010254-27 Common Mode Rejection DS010254-28 Power Supply Rejection DS010254-29 Frequency Response High Frequency DS010254-30 Unity Gain Bandwidth DS010254-31 Unity Gain Bandwidth vs Output Load DS010254-32 Large Signal Response (Sine Wave) DS010254-33 www.national.com 4

Typical Performance Characteristics(Continued) Total Harmonic Distortion DS010254-34 Output Impedance DS010254-35 Output Saturation DS010254-36 Output Current Limit DS010254-37 Supply Current (Both Amplifiers) DS010254-38 Slew Rate DS010254-39 Inverter Settling Time DS010254-40 Follower Settling Time DS010254-41 Typical Stability Range DS010254-42 www.national.com5

Typical Performance Characteristics(Continued)

Application Information

The LM6118/LM6218 are high-speed, fast-settling dual op-amps. To insure maximum performance, circuit board lay- out is very important. Minimizing stray capacitance at the in- puts and reducing coupling between the amplifier’s input and output will minimize problems. Supply Bypassing To assure stability, it is recommended that each power sup- ply pin be bypassed with a 0.1 µF low inductance capacitor near the device. If high frequency spikes from digital circuits or switching supplies are present, additional filtering is rec- ommended. To prevent these spikes from appearing at the output, R-C filtering of the supplies near the device may be necessary. Power Dissipation These amplifiers are specified to 20 mA output current. If ac- companied with high supply voltages, relatively high power dissipation in the device will occur, resulting in high junction temperatures. In these cases the package thermal resis- tance must be taken into consideration. (See Note 5 under Electrical Characteristics.) For high dissipation, an N pack- age with large areas of copper on the pc board is recom- mended. Amplifier Shut Down If one of the amplifiers is not used, it can be shut down by connecting both the inverting and non-inverting inputs to the V− pin. This will reduce the power supply current by approxi- mately 25% . Capacitive Loading Maximum capacitive loading is about 50 pF for a closed-loop gain of +1, before the amplifier exhibits excessive ringing and becomes unstable. A curve showing maximum capaci- tive loads, with different closed-loop gains, is shown in the Typical Performance Characteristics section. To drive larger capacitive loads at low closed-loop gains, iso- late the amplifier output from the capacitive load with 50Ω . Connect a small capacitor directly from the amplifier output to the inverting input. The feedback loop is closed from the isolated output with a series resistor to the inverting input. Amplifier to Amplifier Coupling DS010254-23 Settling Time, Vs= ±15V DS010254-7 Step Response, Av= +1, Vs= ±15V DS010254-8 Step Response, Av= −1, Vs= ±15V DS010254-9 www.national.com 6

Application Information(Continued) Examples of unity gain connections for a voltage follower, In- verter, and integrator driving capacitive loads up to 1000 pF are shown here. Different R1–C1 time constants and capaci- tive loads will have an effect on settling times. Input Bias Current Compensation Input bias current of the first op amp can be reduced or bal- anced out by the second op amp. Both amplifiers are laid out in mirror image fashion and in close proximity to each other, thus both input bias currents will be nearly identical and will track with temperature. With both op amp inputs at the same potential, a second op amp can be used to convert bias cur- rent to voltage, and then back to current feeding the first op amp using large value resistors to reduce the bias current to the level of the offset current. Examples are shown here for an inverting application, (a) where the inputs are at ground potential, and a second cir- cuit (b) for compensating bias currents for both inputs. Voltage Follower DS010254-10 For CL = 1000 pF, Small signal BW= 5 MHz

20 Vp-p BW = 500 kHz

Settling time to 0.01% , 10V Step For CL = 1000 pF, settling time≈ 1500 ns For CL = 300 pF, settling time≈ 500 ns Integrator DS010254-12 www.national.com7

Application Information(Continued) Bias Current Compensation DS010254-13 *adjust for zero integrator drift (a) Inverting Input Bias Compensation for Integrator Application DS010254-14 *mount resistor close to input pin to minimize stray capacitance (b) Compensation to Both Inputs Amplifier/Parallel Buffer DS010254-15 AV = +5, IOUT ≤ 80 mA VS = ±15V, CL ≤ 0.01 µF Large and small signal B.W.= 1.3 MHz (THD = 3% ) www.national.com 8

Application Information(Continued) Constant-Voltage Crossover Network With 12 dB/Octave Slope DS010254-16 Bilateral Current Source DS010254-17 VS = ±15V, −10≤ VIN ≤ 10V Output dynamic range= 1 0 V−R 6| IOUT | R L = 500Ω , small signal BW= 6 MHz Large signal response= 800 kHz Coaxial Cable Driver DS010254-19 Small signal (200 mVp-p)B W ≈ 5 MHz www.national.com9

Application Information(Continued) Schematic Diagram Instrumentation Amplifier DS010254-18 AV = 10, VS = ±15V, All resistors 0.01% Small signal and large signal (20 VP-P) B.W.≈ 800 kHz

150 MHz Gain-Bandwidth Amplifier

AV = 100, VS = ±15V, Small signal BW≈ 1.5 MHz Large signal BW (20 Vp-p)≈ 800 kHz 1/2 LM6118 (Op Amp A) DS010254-21 www.national.com 10

Schematic Diagram (Continued) Bias Circuit DS010254-22 www.national.com11

Physical Dimensionsinches (millimeters) unless otherwise noted 8-Lead Molded Small Outline Package (M) Order Number LM6218AWM or LM6218WM www.national.com 12

Physical Dimensionsinches (millimeters) unless otherwise noted (Continued) LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. National Semiconductor Corporation Americas Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com National Semiconductor Europe Fax: +49 (0) 1 80-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 1 80-530 85 85 English Tel: +49 (0) 1 80-532 78 32 Français Tel: +49 (0) 1 80-532 93 58 Italiano Tel: +49 (0) 1 80-534 16 80 National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507 www.national.com 8-Lead Molded Dual-In-Line Package (N) Order Number LM6118N, LM6218AN or LM6218N LM6118/LM6218 Fast Settling Dual Operational Amplifiers National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.