LH0086 NSC | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 7

Technical content

= 3 National 3 : o Semiconductor = re x So So LH0086/LHO086C F Digitally-Programmable-Gain Amplifier General Description Features The LH0086 is a self-contained, high-accuracy, digitally-pro- ™@ 0.01% maximum gain accuracy at gain= 1 grammable-gain amplifier. It consists of a FET-input opera. ™ 0.005% typical gain non-linearity tional amplifier, a precision resistor ladders, and a digitally- m 1 ppm/°C typical gain drift programmable switch network. A three-bit TTL-compatible gj 40100 input impedance digital input selects accurate gain settings of 1, 2,5, 10,20, @ 80 dB minimum PSRR. 50, 100, or 200. um TTL-compatible digital inputs The LH0086 exhibits low offset voltage, high input imped- g 9 ys settling to 0.01% ance, fast settling, high power supply rejection ratio, and excellent gain accuracy and gain non-linearity. Applications The LHO086 is specified for operation from —55°C to citi + 125°C, The LHOO86C is specified from -25°C to +85, % DAA aca Both devices are hermetically sealed in a 14-lead dual-in- fo rang Ss fine metal package. ™ Adaptive servo loops ine meta pacKege Simplified Schematic and Connection Diagrams orseet . suet ufo ft ad 5 Mur * ances ae | rot | Large ot! a Dual-In-Line Package \\ ns DIGITAL GND 1 “ aa 1 $m we — wi. Ltn gra | » —2 12 sana own L aw “ ‘FEEDBACK | iy Your (sense) —> tw ‘ : ' nm ‘WouT (FORCE) OFFSET AD) Z ! 3 | wee orrser ans i Ly 1 te Top View: ASE 8 ELECTICALLY ISOLATED | $m Order Number LHOO86D or LHO086CD eu z See NS Package Number D14F inpuT ) 01 O- 220 MITA 9! oa TUK /5657-1 3-225

o o 2 . 8} Absolute Maximum Ratings | It Military/Aerospace specified devices are required, Ta Operating Temperature Range: a please contact the National Semiconductor Sales LHoo86 55°C to +125°C s (Nets euors for availability and specifications. LH0086C —25°C to +85°C So —65"

4 Vg Supply Voltage (Note 1) + 18v Ts Storage Temperature 65°C to +150°C

| Vin Analog Input Voltage (Note 2) +15V Soldering, 10 4 +300°¢ Vin(H) Digital input Voltage -4V, +Vg E80 rat (Sol . ie seconds) Pp Power Dissipation 500 mw rating to be determined. Output Short Circuit Duration Continuous Vg= £15V, Ri = 10 k®, Twins Ta < Tax, Pin 10 connected to Pin 11, Pin 5 connected to Pin 6 (Non-inverting) LHO086 LHO0B6C Symbol Units ee sae ee Vos/AT | Input Offset Voltage Vin=0V 10 BVEC ‘Change with Temperature [| soo [TT t00 | a Fin | Input Resistance Po te oa Ay | Voltage Gain | [of | fo TT [ [eo | | [eo | | | [to [| 100 || |_| 200 ff [zoo [| Gain Error Ay=1 0.003 | 0.01 0.003 | 0.03 Ay= 10,20 TA= 26°C 0.05 | 0.4 01 | 02 Ayv= 50,100,200 0.1 0.3 0.15 0.4 % Ay=1 0.003 | 0.02 0.003 | 0.06 Av=2,5 0.03 01 0.05 0.2 Ay= 10,20 041 02 0.1 0.3 Ay=50,100,200 0.15 0.4 0.15 0.5 aaviaT | Gain TemperatureCoeficient|ay=1 TT 0 | T [ 0 |_| ppmrc PSRR _ | Power Supply Rejection Ratio | £8V <Vs < + 18V [so | o« | | |o/| | Note 1: Improper supply power-on sequence may damage the device. See Power ‘Supply Connection Section under Applications information. Note 2: for supply voltages less than + 15V the maximum input voltage is equal to the ‘supply voitage. ‘Note 3: Due to short production test time, these parameters are specified at junction temperature, T;= 25°C. In normal operation the junction temperature rises above the ambient temperature, Ta, as a result of the internal power dissipation, PD. Ty~Ta+8ja*PD where Oa is the thermal resistance from junction to ambient (typically 65°C/W). ‘Note 4: The input bias currents are junction leakage currents which approximately double for every 10°C increase in junction temperature. Note 5; Refer to RETSOO86D for LHOO86D military specifications. 3-226

c Vg= +15V, RL=10 k®, Twins Ta < Tmax. Pin 10 connected to Pin 11, Pin 5 connected to Pin 6 (Non-inverting). 3 Isc Output Short-Circuit Current mA 3 [se] [so] se] | 200 Ro | Ouputtesstance fT va=1 | feos | | oos || Vn | iatar"ovinputvonage [| ST Por [OT lor Jy Vin | Bata" mputvonage [| ao | Lf eo | in| Bigtalor inputcurent | viw=oav Tas | oo | | ts | ao | Vs | Suppyvotagerenge | sf tao | | sta | eo] | ste | Is) [ [ess -es[ | -4s | -25 | Vg= +15V, Ta=25°C, RL=10 kO, Pin 10 connected to Pin 11, Pin 5 connected to Pin 6 (Non-Inverting) Bw Small Signal Bandwidth [aver | 000 | [av-so | | eo | [avezoo ft Te [aver | as | 1% [ayeso Tf es TO [av=zoo | | 2 | Paw [ tomemowie _F yas FL kttz ED ee ee ee Paes [fs | ts Settling Time (Figure 7) 0.01% AVo=20V [av=so | | 2 | | BS [avezoo | fs | os a Change én Equivalent Input Noise Rg~ 1000 | sw-orton | | 3 | | pvpp Voltage (Figure 6) Ay=100 pew f= +— nv/VHz in Equivalent input Noise Current [| oo | | pave 3-227

a 1” rT Tk Tt 15 Input Voltage Range o ee ee me ai = a aia Oe Reaiipziil a4 s HT H 5 4 ETN {| Sere Fatih OES ese, cemeeit . eet 2 Soa sass ull MTT, LE w 100 tk 10K 100k s 10 15 2 1 2 5 0 Ow 58 100 FREQUENCY (Hz) SUPPLY VOLTAGE (+¥) GAIN (W/¥)

100 Settling Time “ Supply Current € 0 valine mt Input Noise

3 EERE ioe 27

P " eg a Pym H ese) PEERS NOI === ==—— ae scsae i ml Eo eee | be (Aim se ee |) in 2 5 1 20 58 100 200 5 10 15 20 Fy % 100 tk 1% 100k GAIN (W/V), ‘SUPPLY VOLTAGE (+¥) FREQUENCY (Hz) Wideband Noise Rs = 502. Bandwidth = 0.1 Hz to 10 Hz Rg = 50. Bandwidth = 10 Hz to 10 KHz 1 wV/division Vertical, 5 seconds/division Horizontal 5 wV/division Vertical, 1 ms/division Horizontal 3-228

given by the familiar gain equation of a non-inverting amplifier. pin and the V~ pin as shown in Figure 1. quired values. FET switches are used to select the desired ground should be run separately to a single point ground. are selected by a 1 of 8 decoder, by applying the proper (Figure 1). TABLE I. Gain-Control Codes ator will be typically 0.1%. ! Proper power supply connections are shown in Figure 1. FIGURE 1. Power Supply and Ground Connections

3 Applications Information (continued)

The LHO086 may be used in the inverting mode, however, the load in order to eliminate errors due to lead resistance.

  1. Input resistance is low at high gains (see gain chart for together at some point. See Figure 4.

input resistance at each gain).

  1. Each gain step gets a one subtracted from the non-invert-
  2. The first gain step (digital code of 000) cannot be used

1 HO085 uJ 5

FIGURE 6. Noise Measurement Circult FIGURE 3. LH0086 Inverting Gain Configuration > FIGURE 7. Settling Time Test Circuit

Vos Offset Voltage: The voltage that must be ap- Pp Power Dissipation: The power dissipated in the & plied to force the output to 0 volts. device with no load and with the analog as well | as the digital inputs at OV. 3s Ip input Bias Current: The current into Pin 7 with = the device connected in the non-inverting config- Vin Digital “1” Input Voltage: Minimum vottage re- | B uration. quired at the digital input to guarantee a high log- ic state. Rw Input Resistance: The ratio of the change in in- ic state put voltage to the change in input current on ei- ham ; ther input with the other grounded. Vit Digital “0” Input Voltage: The current into a dig- ital input at specified logic level. Vin Input Voltage Range: The voltage range for which the device is operational. AVos/AT Average input Offset Voltage Drift: The ratio ; of input offset voltage change from 25°C to either PSRR Power Supply Rejection Ratio: The ratio of the temperature extreme divided by the temperature specified change in supply voltage to the change range. in input offset voltage over this range. . , AAy/AT Average Gain Temperature Coefficient: The Av Wottage Gain: The ratio of output voltage change ratio in gain from 25°C to either temperature ex- input 9 ge Producing it. treme divided by the temperature range. Gain Error: The deviation in percent between the ; ideal voltage gain and the value obtained when Bw Bandwidth: The frequency at which the voltage the device is configured for that gain. gain is reduced to 3 dB below the low frequency value. Gain Non-Linearity: The deviation of the gain from a straight line drawn through the end-points PBW Power Bandwidth: Maximum frequency for expressed as a percent of full scale (10V for op- which the output swing is a large signal sine- eration with +15V supplies). For testing pur- wave without noticeable distortion. poses it is the difference between positive swing gain ov 1 tov) ar verage gan ve to io SR Slew Rate: The internally limited rate of change ond average den 9 9 ° in output voltage with a large amplitude step ge gain. function applied at the input. Vo Output Voltage Swing: The peak output voltage ; a swing referenced to ground into specified load. ts Settling Time: The time between the initiation of an input step function and the time when the out- losc) Output Short-Circuit Current: The current sup- put voltage has settled to within a specified error plied by the device with the output connected di- band of the final output voltage. rectly to ground. i ; Gain Switching Time: The time between the ini- | Ro Closed Loop Output Resistance: The ratio of tiation of a gain logic change and the time when | change in output voltage to change to output cur- the final gain switches are closed. It includes i rent at a specific gain. overdrive recovery time, but not settling to final i value. Vs Supply Voltage Range: The supply voltage for which the devic tional. range for which the device Is operational en Equivalent Input Noise Voltage: The rms or Is Supply Current: The current required from the peak noise voltage referred to the input (RT!) 3 supply to operate the device with no load and over a specified frequency band. with the analog as well as the digital inputs at OV. in Equivalent Input Noise Current: The rms or peak noise current referred to the input (RTI) over a specified frequency band 3-231