LF412 NSC | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 13

Technical content

Features

n Internally trimmed offset voltage: 1 mV (max) n Input offset voltage drift: 10 µV/˚C (max) n Low input bias current: 50 pA n Low input noise current: n Wide gain bandwidth: 3 MHz (min) n High slew rate: 10V/µs (min) n Low supply current: 1.8 mA/Amplifier n High input impedance: 1012Ω n Low total harmonic distortion ≤0.02% n Low 1/f noise corner: 50 Hz n Fast settling time to 0.01%: 2 µs Typical Connection 00565641

Ordering Information

X indicates electrical grade Y indicates temperature range “M” for military “C” for commercial Z indicates package type “H” or “N” Connection Diagrams Metal Can Package 00565642 Order Number LF412MH, LF412CH or LF412MH/883(Note 1) See NS Package Number H08A Dual-In-Line Package 00565644 Order Number LF412ACN, LF412CN or LF412MJ/883(Note 1) See NS Package Number J08A or N08E BI-FET II™ is a trademark of National Semiconductor Corporation. August 2000 LF412 Low Offset, Low Drift Dual JFET Input Operational Amplifier © 2004 National Semiconductor Corporation DS005656 www.national.com

Note 1: Available per JM38510/11905 Detailed Schematic 00565632 LF412 www.national.com 2

Absolute Maximum Ratings(Note 2) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. (Note 11) LF412A LF412 Supply Voltage ±22V ±18V Differential Input Voltage ±38V ±30V Input voltage Range (Note 3) ±19V ±15V Output Short Circuit Duration (Note 4) Continuous Continuous H Package N Package Power Dissipation H Package N Package (Note 12) (Note 5) 670 mW Tj max 150˚C 115˚C θjA (Typical) 152˚C/W 115˚C/W Operating Temp. Range (Note 6) (Note 6) Storage Temp. −65˚C ≤T Range Lead Temp. (Soldering, 10 sec.) 260˚C 260˚C ESD Tolerance (Note 13) 1700V 1700V (Note 7) Symbol Parameter Conditions LF412A LF412 Units Min Typ Max Min Typ Max VOS Input Offset Voltage R S=10 kΩ,T A=25˚C 0.5 1.0 1.0 3.0 mV ∆VOS/∆T Average TC of Input R S=10 kΩ (Note 8) 7 10 7 20 µV/˚C Offset Voltage IOS Input Offset Current V S=±15V T j=25˚C 25 100 25 100 pA (Notes 7, 9) T j=70˚C 2 2 nA Tj=125˚C 25 25 nA IB Input Bias Current V S=±15V T j=25˚C 50 200 50 200 pA (Notes 7, 9) T j=70˚C 4 4 nA Tj=125˚C 50 50 nA RIN Input Resistance T j=25˚C 10 12 1012 Ω AVOL Large Signal Voltage V S=±15V, VO=±10V, 50 200 25 200 V/mV Gain R L=2k, TA=25˚C Over Temperature 25 200 15 200 V/mV VO Output Voltage Swing V S=±15V, RL=10k ±12 ±13.5 ±12 ±13.5 V VCM Input Common-Mode ±16 +19.5 ±11 +14.5 V Voltage Range −16.5 −11.5 V CMRR Common-Mode R S≤10k 80 100 70 100 dB Rejection Ratio PSRR Supply Voltage (Note 10) 80 100 70 100 dB Rejection Ratio IS Supply Current V O = 0V, RL = ∞ 3.6 5.6 3.6 6.5 mA Note 2: “Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. (Note 7) Symbol Parameter Conditions LF412A LF412 Units Min Typ Max Min Typ Max Amplifier to Amplifier T A=25˚C, f=1 Hz-20 kHz −120 −120 dB Coupling (Input Referred) SR Slew Rate V S=±15V, TA=25˚C 10 15 8 15 V/µs GBW Gain-Bandwidth Product V S=±15V, TA=25˚C 3 4 2.7 4 MHz LF412 www.national.com3

(Note 7) Symbol Parameter Conditions LF412A LF412 Units Min Typ Max Min Typ Max THD Total Harmonic Dist A V=+10, RL=10k, VO=20 Vp-p, BW=20 Hz-20 kHz ≤0.02 ≤0.02 % en Equivalent Input Noise T A=25˚C, RS=100Ω,2 5 2 5 Voltage f=1 kHz in Equivalent Input Noise T A=25˚C, f=1 kHz 0.01 0.01 Current Note 3: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage. Note 4: Any of the amplifier outputs can be shorted to ground indefintely, however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded. Note 5: For operating at elevated temperature, these devices must be derated based on a thermal resistance ofθjA. Note 6: These devices are available in both the commercial temperature range 0˚C≤TA≤70˚C and the military temperature range −55˚C≤TA≤125˚C. The temperature range is designated by the position just before the package type in the device number. A “C” indicates the commercial temperature range anda n“ M ” indicates the military temperature range. The military temperature range is available in “H” package only. In all cases the maximum operating temperature is limited by internal junction temperature Tj max. Note 7: Unless otherwise specified, the specifications apply over the full temperature range and for VS=±20V for the LF412A and for VS=±15V for the LF412. VOS, IB, and IOS are measured at VCM=0. Note 8: The LF412A is 100% tested to this specification. The LF412 is sample tested on a per amplifier basis to insure at least 85% of the amplifiers meet this specification. Note 9: The input bias currents are junction leakage currents which approximately double for every 10˚C increase in the junction temperature, Tj. Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, PD.T j=TA+θjA PD where θjA is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum. Note 10: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice.VS = ±6V to ±15V. Note 11: Refer to RETS412X for LF412MH and LF412MJ military specifications. Note 12: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside guaranteed limits. Note 13: Human body model, 1.5 kΩ in series with 100 pF. Typical Performance Characteristics Input Bias Current Input Bias Current 00565610 00565611 LF412 www.national.com 4

Typical Performance Characteristics (Continued) Supply Current Positive Common-Mode Input Voltage Limit 00565612 00565613 Negative Common-Mode Input Voltage Limit Positive Current Limit 00565614 00565615 Negative Current Limit Output Voltage Swing 00565616 00565617 LF412 www.national.com5

Typical Performance Characteristics (Continued) Output Voltage Swing Gain Bandwidth 00565618 00565619 Bode Plot Slew Rate 00565620 00565621 Distortion vs Frequency Undistorted Output Voltage Swing 00565622 00565623 LF412 www.national.com 6

Typical Performance Characteristics (Continued) Open Loop Frequency Response Common-Mode Rejection Ratio 00565624 00565625 Power Supply Rejection Ratio Equivalent Input Noise Voltage 00565626 00565627 Open Loop Voltage Gain Output Impedance 00565628 00565629 LF412 www.national.com7

Typical Performance Characteristics (Continued) Inverter Settling Time 00565630 Pulse Response RL=2 kΩ,C L=10 pF Small Signal Inverting Small Signal Non-Inverting 00565636 00565637 Large Signal Inverting Large Signal Non-Inverting 00565638 00565639 LF412 www.national.com 8

Pulse ResponseRL=2 kΩ,C L=10 pF (Continued) Current Limit (RL=100Ω) 00565640 Application Hints The LF412 series of JFET input dual op amps are internally trimmed (BI-FET II™ ) providing very low input offset voltages and guaranteed input offset voltage drift. These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit. Exceeding the negative common-mode limit on either input will cause a reversal of the phase to the output and force the amplifier output to the corresponding high or low state. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode. Exceeding the positive common-mode limit on a single input will not change the phase of the output, however, if both inputs exceed the limit, the output of the amplifier may be forced to a high state. The amplifiers will operate with a common-mode input volt- age equal to the positive supply; however, the gain band- width and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur. Each amplifier is individually biased by a zener reference which allows normal circuit operation on ±6.0V power sup- plies. Supply voltages less than these may result in lower gain bandwidth and slew rate. The amplifiers will drivea2k Ω load resistance to ±10V over the full temperature range. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings. Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit. As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize “pick-up” and maximize the frequency of the feed- back pole by minimizing the capacitance from the input to ground. A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the ex- pected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant. LF412 www.national.com9

Single Supply Sample and Hold 00565631 LF412 www.national.com 10

Physical Dimensions inches (millimeters) unless otherwise noted Metal Can Package (H) Order Number LF412MH, LF412MH/883 or LF412CH LF412 www.national.com11

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) Dual-In-Line Package (J) Order Number LF412MJ/883 Dual-In-Line Package (N) Order Number LF412ACN or LF412CN LF412 www.national.com 12

NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. BANNED SUBSTANCE COMPLIANCE National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no ‘‘Banned Substances’’ as defined in CSP-9-111S2. National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560 www.national.com LF412 Low Offset, Low Drift Dual JFET Input Operational Amplifier National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.