LDS3985

LDS3985 STMICROELECTRONICS | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 13

Technical content

I INPUT VOLTAGE FROM 2.5V TO 6V I STABLE WITH LOW ESR CERAMIC CAPACITORS I ULTRA LOW DROPOUT VOLTAGE (150mV TYP . AT 300mA LOAD, 0.4mV TYP. AT 1mA LOAD) I VERY LOW QUIESCENT CURRENT (85µA TYP . AT NO LOAD, 200µA TYP . AT 300mA LOAD; MAX 1.5µA IN OFF MODE) I GUARANTEED OUTPUT CURRENT UP TO 300mA I WIDE RANGE OF OUTPUT VOLTAGE: 3.3V; 4.7V I FAST TURN-ON TIME: TYP . 240µs O =2.2µF, CBYP = 33nF AND IO =1mA] I LOGIC-CONTROLLED ELECTRONIC SHUTDOWN I INTERNAL CURRENT AND THERMAL LIMIT I OUTPUT LOW NOISE VOLTAGE 30µV RMS OVER 10Hz to 100KHz I S.V.R. OF 55dB AT 1KHz, 50dB AT 10KHz I TEMPERATURE RANGE: -40°C TO 125°C

DESCRIPTION

The LDS3985 provides up to 300mA, from 2.5V to 6V input voltage. It is stable with ceramic and high quality tantalum capacitor. The ultra low drop-voltage, low quiescent current and low noise makes it suitable for low power applications and in battery powered systems. Regulator ground current increases only slightly in dropout, further prolonging the battery life. Shutdown Logic Control function is available, this means that when the device is used as local regulator, it is possible to put a part of the board in standby, decreasing the total power consumption. Typical applications are in mobile phone and similar battery powered wireless systems, portable information appliances. LDS3985 SERIES ULTRA LOW DROP-LOW NOISE BICMOS 300mA V.REG. FOR USE WITH VERY LOW ESR OUTPUT CAPACITOR Figure 1: Schematic Diagram DFN6 SOT23-5L Rev. 1

Table 1: Absolute Maximum Ratings Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied. (*) The input pin is able to withstand non repetitive spike of 6.5V for 200ms. Table 2: Thermal Data Table 3: Order Codes (*) Available on request. Symbol Parameter Value Unit VI DC Input Voltage -0.3 to 6 (*) V VO DC Output Voltage -0.3 to V I+0.3 V VINH INHIBIT Input Voltage -0.3 to V I+0.3 V IO Output Current Internally limited PD Power Dissipation Internally limited TSTG Storage Temperature Range -65 to 150 °C TOP Operating Junction Temperature Range -40 to 125 °C Symbol Parameter SOT23-5L DFN6 Unit Rthj-case Thermal Resistance Junction-case 81 10 °C/W Rthj-amb Thermal Resistance Junction-ambient 255 55 °C/W SOT23-5L DFN6 OUTPUT VOLTAGES LDS3985M125R (*) LDS3985PM12R (*) 1.25 V LDS3985M135R (*) LDS3985PM13R (*) 1.35 V LDS3985M15R (*) LDS3985PM15R (*) 1.5 V LDS3985M18R LDS3985PM18R 1.8 V LDS3985M20R (*) LDS3985PM20R (*) 2.0 V LDS3985M21R (*) LDS3985PM21R (*) 2.1 V LDS3985M22R (*) LDS3985PM22R (*) 2.2 V LDS3985M25R LDS3985PM25R 2.5 V LDS3985M26R (*) LDS3985PM26R (*) 2.6 V LDS3985M27R (*) LDS3985PM27R (*) 2.7 V LDS3985M28R LDS3985PM28R 2.8 V LDS3985M285R (*) LDS3985PM285R (*) 2.85 V LDS3985M29R LDS3985PM29R (*) 2.9 V LDS3985M30R (*) LDS3985PM30R (*) 3.0 V LDS3985M31R (*) LDS3985PM31R (*) 3.1 V LDS3985M32R (*) LDS3985PM32R (*) 3.2 V LDS3985M33R LDS3985PM33R 3.3 V LDS3985M47R (*) LDS3985PM47R (*) 4.7 V LDS3985M48R (*) LDS3985PM48R (*) 4.8 V LDS3985M49R (*) LDS3985PM49R (*) 4.9 V LDS3985M50R (*) LDS3985PM50R (*) 5.0 V

Figure 2: Connection Diagram (top view for SOT, top through view for DFN6) Table 4: Pin Description Figure 3: Typical Application Circuit Pin N° SOT23-5L Pin N° DFN6 Symbol Name and Function 11V I Input Voltage of the LDO 2 5 GND Common Ground 36 V INH Inhibit Input Voltage: ON MODE when VINH ≥ 1.2V, OFF MODE when VINH ≤ 0.4V (Do not leave floating, not internally pulled down/up) 4 4 BYPASS Bypass Pin: Connect an external capacitor (usually 10nF) to minimize noise voltage

53 V O Output Voltage of the LDO

• 2 N.C. Not Connect. SOT23-5L DFN6

Table 5: Electrical Characteristics For LDS3985 (Tj = 25°C, VI = VO(NOM) +0.5V, CI = 1µF, CO = 2.2µF C BYP = 33nF, IO = 1mA, VINH = 1.4V, unless otherwise specified) Note 1: For VO(NOM) < 2V VI = 2.5V Note 2: For VO(NOM) =1.25V VI = 2.5V Note 3: Dropout voltage is the input-to-output voltage difference at which the output voltage is 100mV below its nominal value. This specifi- cation does not apply for input voltages below 2.5V. Note 4: Turn -on time is time measured between the enable input just exceeding VINH High Value and the output voltage just reaching 95% of its nominal value Note 5: Typical thermal protection hysteresis is 20°C Symbol Parameter Test Conditions Min. Typ. Max. Unit VI Operating Input Voltage 2.5 6 V VO Output Voltage < 2.5V I O = 1 mA -50 50 mV TJ= -40 to 125°C -75 75 VO Output Voltage ≥ 2.5V I O = 1 mA -2 2 % of VO(NOM)TJ= -40 to 125°C -3 3 ∆VO Line Regulation (Note 1) VI = VO(NOM) + 0.5 to 6 VTJ= -40 to 125°C -0.1 0.1 %/V VO = 4.7 to 5V -0.19 0.19 ∆VO Load Regulation I O = 1 mA to 300mA V O ≤ 2.5V TJ= -40 to 125°C 0.005 0.01 %/mA ∆VO Load Regulation I O = 1 mA to 300mA V O ≥ 2.5V TJ= -40 to 125°C 0.0008 0.004 %/mA ∆VO Output AC Line Regulation (Note 2) VI = VO(NOM) + 1 V, IO = 300mA, tR = tF = 30µs 5m V PP IQ Quiescent Current ON MODE: V INH = 1.24V IO = 0 85 µA IO = 0 T J= -40 to 125°C 150 IO = 0 to 300mA 200 IO = 0 to 300mA T J= -40 to 125°C 300 OFF MODE: V INH = 0.4V 0.003 TJ= -40 to 125°C 1.5 VDROP Dropout Voltage (Note 3) IO = 1mA 0.4 mV IO = 1mA T J= -40 to 125°C 2 IO = 150mA 60 IO = 150mA T J= -40 to 125°C 100 IO = 300mA 150 IO = 300mA T J= -40 to 125°C 250 ISC Short Circuit Current R L = 0 600 mA SVR Supply Voltage Rejection V I = VO(NOM) +0.25V ± VRIPPLE = 0.1V, IO = 50mA For VO(NOM) < 2.5V, VI=2.55V f = 1KHz 55 dB f = 10KHz 50 IO(PK) Peak Output Current V O ≥ VO(NOM) - 5% 300 550 mA VINH Inhibit Input Logic Low VI = 2.5V to 6V T J= -40 to 125°C 0.4 V Inhibit Input Logic High 1.4 IINH Inhibit Input Current V INH = 0.4V V I = 6V ±1 nA eN Output Noise Voltage B W = 10 Hz to 100 KHz C O = 2.2 µF3 0 µVRMS tON Turn On Time (Note 4) C BYP = 33 nF 240 µs TSHDN Thermal Shutdown Note 5 160 °C C O Output Capacitor Capacitance (Note 6) 2.2 22 µF ESR 5 5000 m Ω

DIM. mm. mils A 0.90 1.45 35.4 57.1 A1 0.00 0.10 0.0 3.9 A2 0.90 1.30 35.4 51.2 b 0.35 0.50 13.7 19.7 C 0.09 0.20 3.5 7.8 D 2.80 3.00 110.2 118.1 E 1.50 1.75 59.0 68.8 e0 . 9 5 3 7 . 4 H 2.60 3.00 102.3 118.1 L 0.10 0.60 3.9 23.6 SOT23-5L MECHANICAL DATA 7049676C

DIM. mm. inch A 0.80 1.00 31.5 39.4 A1 0 0.05 0.0 2.0 A2 0.65 0.75 25.6 29.5 A3 0.20 7.9 b 0.33 0.43 13.0 16.9 D2 1.92 2.12 75.6 83.5 E2 1.11 1.31 43.7 51.6 e0 . 9 5 3 7 . 4 L 0.20 0.45 7.9 17.7 L1 0.24 9.4 L2 0.13 5.1 K 0.20 7.9 DFN6 (3x3) MECHANICAL DATA 7387339A

DIM. mm. inch A 180 7.086 D 20.2 0.795 N 60 2.362 T 14.4 0.567 Tape & Reel SOT23-xL MECHANICAL DATA

DIM. mm. inch A 330 12.992 C 12.8 13.2 0.504 0.519 D2 0 . 2 0 . 7 9 5 N6 0 2 . 3 6 2 T 18.4 0.724 Ao 3.3 0.130 Bo 3.3 0.130 Ko 1.1 0.043 Po 4 0.157 P 8 0.315 Tape & Reel QFNxx/DFNxx (3x3) MECHANICAL DATA

Table 6: Revision History Date Revision Description of Changes 02-Dic-2004 1 First Release.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics All other names are the property of their respective owners © 2004 STMicroelectronics - All Rights Reserved STMicroelectronics group of companies Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America