L634 STMICROELECTRONICS | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 10

Technical content

SUPPLY VOLTAGE FROM 7 TO 52V 5A PEAK CURRENT RDS ON 0.3Ω TYP. VALUE AT 25°C CROSS CONDUCTION PROTECTION TTL COMPATIBLE DRIVER OPERATING FREQUENCY TO 50KHz THERMAL SHUTDOWN INTRINSIC FAST FREE WHEELING DIODES INPUT AND ENABLE FUNCTION FOR EVERY HALF BRIDGE 10V EXTERNAL REFERENCE AVAILABLE

DESCRIPTION

The L6234 is a triple half bridge to drive a brushless motor. It is realized in Multipower BCD technology which combines isolated DMOS power transistors with CMOS and Bipolar circuits on the same chip. By using mixed technology it has been possible to optimize the logic circuitry and the power stage to achieve the best possible performance. The output DMOS transistors can sustain a very high current due to the fact that the DMOS struc- ture is not affected by the second breakdown ef- fect, the RMS maximum current is practically lim- ited by the dissipation capability of the package. All the logic inputs are TTL, CMOS and µP com- patible. Each channel is controlled by two sepa- rate logic input. L6234 is available in 20 pin POWER DIP package (16+2+2) and in PowerSO20. August 2003 PIN CONNECTION (Top view) ORDERING NUMBERS: L6234 (POWER DIP 16+2+2) L6234PD (PowerSO20) PowerSO20 POWER DIP (16+2+2) OUT1 IN1 EN1 VS GND VS GND EN3 IN3

9 VCP

POWER DIP (16+2+2) GND SENSE1 EN2 IN2 OUT2 IN1 OUT1 EN1 VS VS EN3 IN3 VREF OUT3 V cp VBOOT SENSE2 GND1 GND GND D94IN129A PowerSO20

VREF = 10V 10nF 1 µF VREFVCP 0.22µF Vs 7 to 52V 0.1 µF 100µF THERMAL PROTECTION TH1 TL1 TH2 TL2 TH3 TL3 VBOOT 1N4148 OUT1 OUT2 SENSE1 OUT3 SENSE2 IN1 EN1 IN2 EN2 IN3 EN3 D95IN309A R SENSE GND BLOCK DIAGRAM L6234

Symbol Parameter DIP16+2+2 PowerSO20 Unit R th j-pin Thermal Resistance, Junction to Pin 12 – °C/W R th j-amb1 Thermal Resistance, Junction to Ambient (see Thermal Characteristics) 40 – °C/W R th j-amb2 Thermal Resistance, Junction to Ambient (see Thermal Characteristics) 50 – °C/W R th j-case Thermal Resistance Junction-case –1 . 5 °C/W Figure 1: Printed Heatsink THERMAL CHARACTERISTICS R th j-pins DIP16+2+2. The thermal resistance is referred to the thermal path from the dissipating region on the top surface of the silicon chip, to the points along the four central pins of the package, at a distance of 1.5 mm away from the stand-offs. R th j-amb1 If a dissipating surface, thick at least 35 µm, and with a surface similar or bigger than the one shown, is created making use of the printed cir- cuit. Such heatsinking surface is considered on the bottom side of an horizontal PCB (worst case). R th j-amb2 If the power dissipating pins (the four central ones), as well as the others, have a minimum thermal connection with the external world (very thin strips only) so that the dissipation takes place through still air and through the PCB itself. It is the same situation of point above, without any heatsinking surface created on purpose on the board. Additional data on the PowerDip and the PowerSO20 package can be found in: Thermal Characteristics of the PowerDip 20,24 Packages Soldered on 1,2,3 oz. Copper PCB A New High Power IC Surface Mount Package: PowerSO20 Power IC Packaging from Insertion to Surface Mounting. L6234

Symbol Parameter Value Unit VS Power Supply Voltage 52 V VIN,VEN Input Enable Voltage – 0.3 to 7 V Ipeak Pulsed Output Current (note 1) 5 A VSENSE Sensing Voltage (DC Voltage) -1 to 4 V Vb Bootstrap Peak Voltage 62 V VOD Differential Output Voltage (between any of the 3 OUT pins) 60 V fC Commutation Frequency 50 KHz VREF Reference Voltage 12 V Ptot Total Power Dissipation L6234PD Tamb = 70°C 2.3 W Ptot Total Power Dissipation L6234 Tamb = 70°C 1.6 (*) W Tstg, Tj Storage and Junction Temperature Range -40 to 150 °C Note 1: Pulse width limited only by junction temperature and the transient thermal impedance (*) Mounted on board with minimized copper area RECOMMENDED OPERATING CONDITIONS Symbol Parameter Value Unit VS Supply Voltage 7 to 42 V VOD Peak to Peak Differential Voltage (between any of the 3 OUT pins) 52 V Iout DC Output Current Power SO20 (Tamb = 25°C) 4 A DC Output Current Power DIP (Tamb = 25°C) with infinite heatsink 2.8 A VSENSE Sensing Voltage (pulsed tw < 300nsec) -4 to 4 V Sensing Voltage (DC) -1 to 1 V Tj Junction Temperature Range -40 to 125 °C PIN FUNCTIONS Powerdip PowerSO20 Name Function OUT 1 OUT 2 OUT 3 Output of the channels 1/2/3. IN 1 IN 2 IN 3 Logic input of channels 1/2/3. A logic HIGH level (when the corresponding EN pin is HIGH) switches ON the upper DMOS Power Transistor, while a logic LOW switches ON the corresponding low side DMOS Power. EN 1 EN 2 EN 3 Enable of the channels 1/2/3. A logic LOW level on this pin switches off both power DMOS of the related channel. 4,7 9, 12 V s Power Supply Voltage. 14 19 SENSE2 A resistance Rsense connected to this pin provides feedback for motor current control for the bridge 3. 17 2 SENSE1 A resistance Rsense connected to this pin provides feedback for motor current control for the bridges 1 and 2. 11 16 V ref Internal Voltage Reference. A capacitor connected from this pin to GND increases the stability of the Power DMOS drive circuit. 12 17 V cp Bootstrap Oscillator. Oscillator output for the external charge pump. 13 18 V BOOT Overvoltage input to drive the upper DMOS 5,6 15,16 1,10 11,20 GND Common Ground Terminal. In Powerdip and SO packages these pins are used to dissipate the heat forward the PCB. L6234

ELECTRICAL CHARACTERISTICS (Vs = 42V ; Tj = 25°C unless otherwise specified) Symbol Parameter Test Condition Min. Typ. Max. Unit VS Supply Voltage 7 52 V Vref Reference Voltage 10 V IS Quiescent Supply Current 6.5 mA TS Thermal Shutdown 150 °C TD Dead Time Protection 300 ns OUTPUT DMOS TRANSISTOR Symbol Parameter Test Condition Min. Typ. Max. Unit IDSS Leakage Current 1m A R DS (ON) ON Resistance 0.3 Ω SOURCE DRAIN DIODE Symbol Parameter Test Condition Min. Typ. Max. Unit VSD Forward ON Voltage I SD = 4A; EN = LOW 1.2 V TRR Reverse Recovery Time I F = 4A 900 ns Tpr Forward Recovery Time 200 ns LOGIC LEVELS Symbol Parameter Test Condition Min. Typ. Max. Unit VINL, VENL Input LOW Voltage -0.3 0.8 V VINH, VENH Input HIGH Voltage 27 V IINL, IENL Input LOW Current V IN,VEN = L -10 µA IINH, IENH Input HIGH Current VIN,V EN = H 30 µA CIRCUIT DESCRIPTION L6234 is a triple half bridge designed to drive brushless DC motors. Each half bridge has 2 power DMOS transistors with RdsON = 0.3Ω. The 3 half bridges can be controlled independently by means of the 3 inputs IN1, IN2, IN3 and the 3 inputs EN1, EN2, and EN3. An external connection to the 3 common low side DMOS sources is provided to connect a sensing resistor for constant current chopping ap- plication. The driving stage and the logic stage are de- signed to work from 7V to 52V. L6234

e a2 A E PSO20MEC DETAIL A T D 11 0 1120 E1E2 h x 45 DETAIL Alead sluga3 S Gage Plane 0.35 L DETAIL B R DETAIL B (COPLANARITY) GC - C - SEATING PLANE b c NN H BOTTOM VIEW DIM. mm inch A 3.6 0.142 a1 0.1 0.3 0.004 0.012 a2 3.3 0.130 a3 0 0.1 0.000 0.004 b 0.4 0.53 0.016 0.021 c 0.23 0.32 0.009 0.013 D (1) 15.8 16 0.622 0.630 D1 9.4 9.8 0.370 0.386 E 13.9 14.5 0.547 0.570 e 1.27 0.050 e3 11.43 0.450 E1 (1) 10.9 11.1 0.429 0.437 E2 2.9 0.114 E3 5.8 6.2 0.228 0.244 G 0 0.1 0.000 0.004 H 15.5 15.9 0.610 0.626 h 1.1 0.043 L 0.8 1.1 0.031 0.043 N 8˚ (typ.) S 8˚ (max.) T 10 0.394 (1) “D and E1” do not include mold flash or protusions. - Mold flash or protusions shall not exceed 0.15mm (0.006”) - Critical dimensions: “E”, “G” and “a3”. PowerSO20 0056635 JEDEC MO-166 Weight: 1.9gr L6234

DIM. mm inch a1 0.51 0.020 B 0.85 1.40 0.033 0.055 b 0.50 0.020 b1 0.38 0.50 0.015 0.020 D 24.80 0.976 E 8.80 0.346 e 2.54 0.100 e3 22.86 0.900 F 7.10 0.280 I 5.10 0.201 L 3.30 0.130 Z 1.27 0.050 Powerdip 20 OUTLINE AND MECHANICAL DATA L6234

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics © 2003 STMicroelectronics – Printed in Italy – All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. http://www.st.com L6234