L4947PD

L4947PD STMICROELECTRONICS | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 6

Technical content

5V-0.5A VERY LOW DROP REGULATOR WITH RESET PRECISE OUTPUT VOLTAGE (5V ± 4%) OVER FULL TEMPERATURE RANGE (– 40 / 125 °C) VERY LOW VOLTAGE DROP (0.75Vmax) OVER FULL T RANGE OUTPUT CURRENT UP TO 500mA RESET FUNCTION POWER-ON RESET DELAY PULSE DE- FINED BY THE EXTERNAL CAPACITOR + 80V LOAD DUMP PROTECTION – 80V LOAD DUMP PROTECTION REVERSE VOLTAGE PROTECTION SHORT CIRCUIT PROTECTION AND THER- MAL SHUT-DOWN (with hysteresis) LOW START UP CURRENT

DESCRIPTION

The L4947PD is a monolithic integrated circuit in HiPSO package specially designed to provide a stabilized supply voltage for automotive and in- dustrial electronic systems. Thanks to its very low voltage drop, in automotive applications the L4947PD can work correctly even during the cranking phase, when the battery voltage could fall as low as 6V. Furthermore, it incorporates a complete range of protection circuits against the dangerous overvoltages always present on the battery rail of the car. The reset function makes the device particularly suited to supply microproc- essor based systems : a signal is available (after an externally programmable delay) to reset the microprocessor at power-on phase ; at power-off, this signal becomes low inhibiting the microproc- essor. This is advanced information on a new product now in development or undergoing evaluation. Details are subject to change without notice. June 2000 DUMP PROTECT. START REF. THERMAL PROTECTION RESET CIRCUIT ERROR AMP. OUTPUT CURRENT LIMITER ANTI SAT. PNP OUTPUT TRANSISTOR D94AT106 1-20 INPUT DELAY CAPACITOR2 OUTPUT RESET OUTPUT GROUND 1-20 BLOCK DIAGRAM PowerSO20 ORDERING NUMBER: L4947PD

Symbol Parameter Value Unit Vi DC Input Voltage DC Reverse Input Voltage Transient Input Overvoltages : Load Dump : 5ms ≤ t rise≤ 10ms τf Fall Time Constant = 100ms R SOURCE ≥ 0.5Ω Field Decay : 5ms ≤ t fall≤ 10ms, RSOURCE ≥ 10Ω τr Rise Time Constant = 33ms Low Energy Spike : t rise=1 µs, tfall= 500µs, RSOURCE ≥ 10Ω fr Repetition Frequency = 5Hz –1 8 –8 0 ± 100 V V V V V V R Reset Output Voltage 35 V TJ,T stg Junction and Storage Temperature Range – 55 to 150 °C Note: The circuit is ESD protected according to MIL-STD-883C. THERMAL DATA Symbol Parameter Value Unit R th j-case Thermal Resistance Junction-case Max 3 °C/W GND DELAY CAP. +V OUT N.C. N.C. N.C. N.C. N.C. N.C. 9 N.C. N.C. N.C. N.C. N.C. IN N.C. RESET GND20 D94AT107A GND 10 GND 11 PIN CONNECTION (Top view) L4947PD IN C i 100nF 100nFC d 1-20

3 OUT

47µF(*) R P D94AT108 (*) Min 20µF, ESR <10Ω over full temperaturerange R P (pull up resistor) and RL (load) are both equal to 1kΩ . TEST CIRCUIT L4947PD

The L4947PD is a very low drop 5V/0.5A voltage regulator provided with a reset function and there- fore particularly suited to meet the requirements of supplying the microprocessor systems used in automotive and industrial applications. The block diagram shows the basic structure of the device : the reference, the error amplifier, the driver, the power PNP, the protection and reset functions. The power stage is a Lateral PNP transistor which allows a very low dropout voltage (typ. 400mV at T J =2 5°C, max. 750mV over the full temperature range @ IO = 500mA). The typical curve of the dropout voltage as a function of the junction temperature is shown in Fig. 1 : that is the worst case, where IO = 500mA. The current consumption of the device (quiescent ELECTRICAL CHARACTERISTICS (refer to the test circuit, Vi= 14. 4V, Co =4 7µF, ESR < 10Ω , R p =1 KΩ ,R L =1 KΩ , –40°C ≤ TJ ≤ 125°C, unless otherwise specified) Symbol Parameter Test Conditions Min. Typ. Max. Unit Vo Output Voltage I o = 0mA to 500mA Over Full T Range T J =2 5°C 4.80 4.90 5.00 5.00 5.20 5.10 V V Vi Operating Input Voltage I o = 0mA to (*) 500mA 6 26 V ΔV o Line Regulation V i= 6V to 26V ; Io = 5mA 55 0 m V ΔV o Load Regulation I o = 5mA to 500mA 15 60 mV Vi–Vo Dropout Voltage I o = 500mA, TJ =2 5°C Over Full T Range 0.40 0.55 0.75 V V Iq Quiescent Current I o = 0mA, TJ =2 5°C Io = 0mA Over Full T Io = 500mA Over Full T 6.5 110 180 mA mA mA Temperature Output Voltage Drift – 0.5 mV/ °C SVR Supply Volt. Rej. I o = 350mA ; f = 120Hz C o = 100µF; Vi= 12V ± 5Vpp 50 60 dB Isc Output Short Circuit Current 0.50 0.80 1.50 A VR Reset Output Saturation Voltage 1.5V < Vo <V RT (off), IR = 1.6mA 3.0V < Vo <V RT (off), IR = 8mA 0.40 0.40 V V IR Reset Output Leakage Current VO in Regulation, VR =5 V 5 0 µA VRT peak Power On-Off Reset out Peak Voltage 1KΩ Reset Pull-up to Vo 0.65 1.0 V VRT (off) Power OFF Vo Threshold V o @ Reset Out H to L Transition

4.75 Vo –

0.15 V VRT (on) Power ON Vo Threshold V o @ Reset Out L to H Transition VRT (off) + 0.05 Vo – 0.04 V VHyst Power ON-Off Hysteresis V RT (on)–VRT (off) 0.05 V Vd Delay Comparator Threshold V d @ Reset Out L to H Transition 3.65 4.00 4.35 V Vd @ Reset Out H to L Transition 3.20 3.55 3.90 V V dH Delay Comparator Hysteresis 0.45 V Id Delay Capacitor Charging Current Vd = 3V, TJ =2 5°C2 0 / µA Vdisch Delay Capacitor Discharge Voltage Vo <V RT (off) 0.55 1.20 V Td Power on Reset Delay Time C d = 100nF, TJ =2 5°C 1 02 03 0m s (*)For a DC voltage 26 < Vi < 37V the device is not operating Δ Vo T L4947PD

e a2 A E PSO20MEC DETAIL A T D 1120 E1E2 hx 45 DETAIL Alead sluga3 S Gage Plane 0.35 L DETAIL B R DETAIL B (COPLANARITY) GC -C- SEATING PLANE b c NN H BOTTOM VIEW DIM. mm inch A 3.6 0.142 a1 0.1 0.3 0.004 0.012 a2 3.3 0.130 a3 0 0.1 0.000 0.004 b 0.4 0.53 0.016 0.021 c 0.23 0.32 0.009 0.013 D (1) 15.8 16 0.622 0.630 D1 9.4 9.8 0.370 0.386 E 13.9 14.5 0.547 0.570 e 1.27 0.050 e3 11.43 0.450 E1 (1) 10.9 11.1 0.429 0.437 E2 2.9 0.114 E3 5.8 6.2 0.228 0.244 G 0 0.1 0.000 0.004 H 15.5 15.9 0.610 0.626 h 1.1 0.043 L 0.8 1.1 0.031 0.043 N1 0 °(max.) S T 10 0.394 (1) ”D andF” do not include mold flash or protrusions. - Mold flash or protrus ions shall not exceed 0.15 mm (0.006”). - Criticaldimens ions: ”E”, ”G” and ”a3” OUTLINE AND MECHANICAL DATA 8°(max.) L4947PD

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics  2000 STMicroelectronics – Printed in Italy – All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A. http://www.st.com L4947PD