LM148JAN NSC | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 18

Technical content

Features

n 741 op amp operating characteristics n Class AB output stage — no crossover distortion n Pin compatible with the LM124 n Overload protection for inputs and outputs n Low supply current drain: 0.6 mA/Amplifier n Low input offset voltage: 1 mV n Low input offset current: 4 nA n Low input bias current 30 nA n High degree of isolation between amplifiers: 120 dB n Gain bandwidth product (unity gain): 1.0 MHz

Ordering Information

NS PART NUMBER SMD PART NUMBER NS PACKAGE NUMBER PACKAGE DESCRIPTION JL148BCA JM38510/11001BCA J14A 14LD CERDIP JL148BDA JM38510/11001BDA W14B 14LD CERPACK JL148BZA JM38510/11001BZA WG14A 14LD Ceramic SOIC JL148SCA JM38510/11001SCA J14A 14LD CERDIP JL148SDA JM38510/11001SDA W14B 14LD CERPACK Connection Diagram 20122702 Top View See NS Package Number J14A, W14B, WG14A February 2005 LM148JAN Quad 741 Op Amp © 2005 National Semiconductor Corporation DS201227 www.national.com

  • 1 pF in the LM149 LM148JAN www.national.com 2

Absolute Maximum Ratings(Note 1) Supply Voltage ±22V Input Voltage Range ±20V Input Current Range −0.1mA to 10mA Differential Input Voltage (Note 2) ±30V Output Short Circuit Duration (Note 3) Continuous Power Dissipation (P d at 25˚C) (Note 4) CERDIP CERPACK 400mW 350mW Thermal Resistance θ JA CERDIP (Still Air) CERDIP (500LF/ Min Air flow) CERPACK (Still Air) CERPACK (500LF/ Min Air flow) Ceramic SOIC (Still Air) Ceramic SOIC (500LF/ Min Air flow) 103˚C/W 52˚C/W 140˚C/W 100˚C/W 176˚C/W 116˚C/W θ JC CERDIP CERPACK Ceramic SOIC 19˚C/W 25˚C/W 25˚C/W Package Weight (typical) CERDIP CERPACK Ceramic SOIC TBD 465mg 415mg Maximum Junction Temperature (T JMAX) 175˚C Operating Temperature Range −55˚C ≤ TA ≤ +125˚C Storage Temperature Range −65˚C ≤ TA ≤ +150˚C Lead Temperature (Soldering, 10 sec.) Ceramic 300˚C ESD tolerance (Note 5) 500V Quality Conformance Inspection MIL-STD-883, Method 5005 — Group A Subgroup Description Temp ( ˚C)

1 Static tests at +25

2 Static tests at +125

3 Static tests at -55

4 Dynamic tests at +25

5 Dynamic tests at +125

6 Dynamic tests at -55

7 Functional tests at +25

8A Functional tests at +125 8B Functional tests at -55

9 Switching tests at +25

10 Switching tests at +125

11 Switching tests at -55

www.national.com3

Electrical Characteristics

DC PARAMETERS (The following conditions apply to all parameters, unless otherwise specified.) ±VCC = ±20V, VCM = 0V, measure each amplifier. Symbol Parameter Conditions Notes Min Max Units Sub- groups VIO Input Offset Voltage +V CC = 35V, −V CC = −5V, VCM = −15V −5.0 +5.0 mV 1 −6.0 +6.0 mV 2, 3 +VCC = 5V, −V CC = −35V, VCM = +15V −5.0 +5.0 mV 1 −6.0 +6.0 mV 2, 3 −5.0 +5.0 mV 1 −6.0 +6.0 mV 2, 3 CC = 5V, −V CC = −5V, −5.0 +5.0 mV 1 −6.0 +6.0 mV 2, 3 Delta VIO / Delta T Input Offset Voltage Temperature Stability 25˚C ≤ T A ≤ 125˚C (Note 6) −25 25 µV/˚C 2 −55˚C ≤ TA ≤ 25˚C (Note 6) −25 25 µV/˚C 3 IIO Input Offset Current +V CC = 35V, −V CC = −5V, VCM = −15V −25 +25 nA 1, 2 −75 +75 nA 3 +VCC = 5V, −V CC = −35V, VCM = +15V −25 +25 nA 1, 2 −75 +75 nA 3 −25 +25 nA 1, 2 −75 +75 nA 3 CC = 5V, −V CC = −5V, −25 +25 nA 1, 2 −75 +75 nA 3 Delta IIO / Delta T Input Offset Current Temperature Stability 25˚C ≤ T A ≤ 125˚C (Note 6) -200 200 pA/˚C 2 −55˚C ≤ TA ≤ 25˚C (Note 6) –400 400 pA/˚C 3 ±IIB Input Bias Current +V CC = 35V, −V CC = −5V, VCM = −15V −0.1 100 nA 1, 2 −0.1 325 nA 3 +VCC = 5V, −V CC = −35V, VCM = +15V −0.1 100 nA 1, 2 −0.1 325 nA 3 −0.1 100 nA 1, 2 −0.1 325 nA 3 CC = 5V, −V CC = −5V, −0.1 100 nA 1, 2 −0.1 325 nA 3 PSRR+ Power Supply Rejection Ratio −V CC = −20V, +V CC = 20V to 10V (Note 7) −100 100 µV/V 1, 2, 3 PSRR− Power Supply Rejection Ratio +V CC = 20V, −V CC = −20V to −10V (Note 7) −100 100 µV/V 1, 2, 3 CMRR Common Mode Rejection Ratio V CM = ±15 V, ±5V ≤ VCC ≤ ± 35V 76 dB 1, 2, 3 AC / DC PARAMETERS (The following conditions apply to all parameters, unless otherwise specified.) ±VCC = ±20V, VCM = 0V, measure each amplifier. Symbol Parameter Conditions Notes Min Max Units Sub- groups +I OS Short Circuit Current +V CC = 15V, −V CC = −15V, VCM = −10V −55 mA 1, 2 −75 mA 3 −I OS Short Circuit Current +V CC = 15V, −V CC = −15V, VCM = +10V 55 mA 1, 2 75 mA 3 ICC Power Supply Current +V CC = 15V, −V CC = −15V 3.6 mA 1 4.5 mA 2, 3 −AVS Open Loop Voltage Gain V OUT = −15V, R L = 10KΩ 50 V/mV 4

25 V/mV 5, 6

VOUT = −15V, R L =2 KΩ 50 V/mV 4 www.national.com 4

Electrical Characteristics (Continued) AC / DC PARAMETERS (The following conditions apply to all parameters, unless otherwise specified.) ±VCC = ±20V, VCM = 0V, measure each amplifier. Symbol Parameter Conditions Notes Min Max Units Sub- groups +AVS Open Loop Voltage Gain V OUT = +15V, RL = 10KΩ 50 V/mV 4 VOUT = +15V, RL =2 KΩ 50 V/mV 4 AVS Open Loop Voltage Gain V CC = ±5V, VOUT = ±2V, RL = 10KΩ

10 V/mV 4, 5, 6

VCC = ±5V, VOUT = ±2V, RL =2 KΩ 10 V/mV 4, 5, 6 +VOP Output Voltage Swing R L = 10KΩ + 1 6 V 4 ,5 ,6 RL =2 KΩ + 1 5 V 4 ,5 ,6 -VOP Output Voltage Swing R L = 10KΩ - 1 6 V 4 ,5 ,6 RL =2 KΩ - 1 5 V 4 ,5 ,6 TRTR Transient Response Time V IN = 50mV, AV = 1 1 µS 7, 8A, 8B TROS Transient Response Time V IN = 50mV, AV = 1 25 % 7, 8A, 8B ±SR Slew Rate V IN = −5V to +5V, A V = 1 0.2 V/µS 7, 8A, 8B VIN = +5V to −5V, A V = 1 0.2 V/µS 7, 8A, 8B AC PARAMETERS (The following conditions apply to all parameters, unless otherwise specified.) ±VCC = ±20V, VCM = 0V, measure each amplifier. Symbol Parameter Conditions Notes Min Max Units Sub- groups NIBB Noise (Broadband) BW = 10Hz to 5KHz 15 µV RMS 7 NIPC Noise (Popcorn) R S = 20KΩ 40 µV PK 7 CS Channel Separation V IN = ±1 0 V ,At oB ,RL =2 KΩ 80 dB 7 VIN = ±1 0 V ,At oC ,RL =2 KΩ 80 dB 7 VIN = ±1 0 V ,At oD ,RL =2 KΩ 80 dB 7 VIN = ±1 0 V ,Bt oA ,RL =2 KΩ 80 dB 7 VIN = ±1 0 V ,Bt oC ,RL =2 KΩ 80 dB 7 VIN = ±1 0 V ,Bt oD ,RL =2 KΩ 80 dB 7 VIN = ±1 0 V ,Ct oA ,RL =2 KΩ 80 dB 7 VIN = ±1 0 V ,Ct oB ,RL =2 KΩ 80 dB 7 VIN = ±1 0 V ,Ct oD ,RL =2 KΩ 80 dB 7 VIN = ±1 0 V ,Dt oA ,RL =2 KΩ 80 dB 7 VIN = ±1 0 V ,Dt oB ,RL =2 KΩ 80 dB 7 VIN = ±1 0 V ,Dt oC ,RL =2 KΩ 80 dB 7 DC DRIFT PARAMETERS (The following conditions apply to all parameters, unless otherwise specified.) ±VCC = ±20V, VCM = 0V, measure each amplifier. Delta calculations performed on JAN S and QMLV devices at group B, subgroup 5 only. Symbol Parameter Conditions Notes Min Max Units Sub- groups VIO Input Offset Voltage −1 1 mV 1 ±IIB Input Bias Current −15 15 nA 1 LM148JAN www.national.com5

Electrical Characteristics (Continued) Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characterist ics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the lis ted test conditions. Note 2: The differential input voltage range shall not exceed the supply voltage range. Note 3: Any of the amplifier outputs can be shorted to ground indefinitely; however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded. Note 4: The maximum power dissipation for these devices must be derated at elevated temperatures and is dicated by T JMAX, θJA, and the ambient temperature, TA. The maximum available power dissipation at any temperature is Pd =( TJMAX −T A)/θJA or the number given in the Absolute Maximum Ratings, whichever is less. Note 5: Human body model, 1.5 k Ω in series with 100 pF. Note 6: Calculated parameter. Note 7: Datalogs as µV Cross Talk Test CircuitVS = ±15V 20122706 20122707 20122743 LM148JAN www.national.com 6

Typical Performance Characteristics Supply Current Input Bias Current 20122723 20122724 Voltage Swing Positive Current Limit 20122725 20122726 Negative Current Limit Output Impedance 20122727 20122728 LM148JAN www.national.com7

Typical Performance Characteristics (Continued) Common-Mode Rejection Ratio Open Loop Frequency Response 20122729 20122730 Bode Plot LM148 Large Signal Pulse Response (LM148) 20122731 20122733 Small Signal Pulse Response (LM148) Undistorted Output Voltage Swing 20122735 20122737 LM148JAN www.national.com 8

Typical Performance Characteristics (Continued) Gain Bandwidth Slew Rate 20122738 20122739 Inverting Large Signal Pulse Response (LM148) Input Noise Voltage and Noise Current 20122741 20122742 Positive Common-Mode Input Voltage Limit Negative Common-Mode Input Voltage Limit 20122743 20122705 LM148JAN www.national.com9

The LM148 series are quad low power LM741 op amps. In the proliferation of quad op amps, these are the first to offer the convenience of familiar, easy to use operating charac- teristics of the LM741 op amp. In those applications where LM741 op amps have been employed, the LM148 series op amps can be employed directly with no change in circuit performance. The package pin-outs are such that the inverting input of each amplifier is adjacent to its output. In addition, the amplifier outputs are located in the corners of the package which simplifies PC board layout and minimizes package related capacitive coupling between amplifiers. The input characteristics of these amplifiers allow differential input voltages which can exceed the supply voltages. In addition, if either of the input voltages is within the operating common-mode range, the phase of the output remains cor- rect. If the negative limit of the operating common-mode range is exceeded at both inputs, the output voltage will be positive. For input voltages which greatly exceed the maxi- mum supply voltages, either differentially or common-mode, resistors should be placed in series with the inputs to limit the current. Like the LM741, these amplifiers can easily drive a 100 pF capacitive load throughout the entire dynamic output voltage and current range. However, if very large capacitive loads must be driven by a non-inverting unity gain amplifier, a resistor should be placed between the output (and feedback connection) and the capacitance to reduce the phase shift resulting from the capacitive loading. The output current of each amplifier in the package is limited. Short circuits from an output to either ground or the power supplies will not destroy the unit. However, if multiple output shorts occur simultaneously, the time duration should be short to prevent the unit from being destroyed as a result of excessive power dissipation in the IC chip. As with most amplifiers, care should be taken lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize “pickup” and maximize the frequency of the feed- back pole which capacitance from the input to ground cre- ates. A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feed- back pole is less than approximately six times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant. Typical Applications—LM148 One Decade Low Distortion Sinewave Generator 20122708 fMAX = 5 kHz, THD ≤ 0.03% R1 = 100k pot. C1 = 0.0047 µF, C2 = 0.01 µF, C3 = 0.1 µF, R2 = R6 = R7 = 1M, R3 = 5.1k, R4 = 12 Ω,R 5=2 4 0 Ω, Q = NS5102, D1 = 1N914, D2 = 3.6V avalanche diode (ex. LM103), V S = ±15V A simpler version with some distortion degradation at high frequencies can be made by using A1 as a simple inverting amplifier, and by putting back to ba ck zeners in the feedback loop of A3. LM148JAN www.national.com 10

Typical Applications—LM148 (Continued) Low Cost Instrumentation Amplifier 20122709 VS = ±15V R = R2, trim R2 to boost CMRR Low Drift Peak Detector with Bias Current Compensation 20122710 Adjust R for minimum drift D3 low leakage diode D1 added to improve speed V S = ±15V LM148JAN www.national.com11

Typical Applications—LM148 (Continued) Universal State-Variable Filter 20122711 Tune Q through R0, For predictable results: f O Q ≤ 4x1 0 4 Use Band Pass output to tune for Q LM148JAN www.national.com 12

Typical Applications—LM148 (Continued) A 1 kHz 4 Pole Butterworth 20122712 Use general equations, and tune each section separately Q1stSECTION = 0.541, Q 2ndSECTION = 1.306 The response should have 0 dB peaking A 3 Amplifier Bi-Quad Notch Filter 20122713 Ex: fNOTCH = 3 kHz, Q = 5, R1 = 270k, R2 = R3 = 20k, R4 = 27k, R5 = 20k, R6 = R8 = 10k, R7 = 100k, C1 = C2 = 0.001 µF Better noise performance than the state-space approach. LM148JAN www.national.com13

Typical Applications—LM148 (Continued) A 4th Order 1 kHz Elliptic Filter (4 Poles, 4 Zeros) 20122714 R1C1 = R2C2 = t R'1C'1 = R'2C'2 = t' f Use the BP outputs to tune Q, Q', tune the 2 sections separately R1 = R2 = 92.6k, R3 = R4 = R5 = 100k, R6 = 10k, R0 = 107.8k, R L = 100k, R H = 155.1k, Lowpass Response 20122715 LM148JAN www.national.com 14

LM148, LM741 Macromodel for Computer Simulation 20122721 For more details, see IEEE Journal of Solid-State Circuits, Vol. SC-9, No. 6, December 1974 Note 8: o1 = 112IS =8x1 0 −16 Note 9: o2 = 144*C2=6p Ff o r LM149 20122722 LM148JAN www.national.com15

Released Revision Section Originator Changes 02/15/05 A New Release, Corporate format L. Lytle 1 MDS data sheet converted into one Corp. data sheet format. MJLM148-X, Rev. 0C1. MDS data sheet will be archived. LM148JAN www.national.com 16

Physical Dimensions inches (millimeters) unless otherwise noted Ceramic Dual-In-Line Package (J) Ceramic Flatpack (W) LM148JAN www.national.com17

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) Ceramic SOIC (WG) National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications. For the most current product information visit us at www.national.com. LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. BANNED SUBSTANCE COMPLIANCE National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no ‘‘Banned Substances’’ as defined in CSP-9-111S2. National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560 www.national.com LM148JAN Quad 741 Op Amp