IPS2200 RENESAS | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 35
Technical content
Datasheet sections
- 7.1 Overview
- 9.1 Analog Differential Sine-Cosine Analog Output Mode
- 9.2 Analog Single Ended Sine-Cosine Analog Output Mode
- 9.3 Digital Incremental Differential AB Mode
- 11.1 Block Diagram
- 13.2 Half-Duplex SPI Interface
- 13.3 I2C Interface
- 14.1 I/O Protection
- 15.1 Lock Feature (Cyber Security)
- 16.1 Internal Register and Memory Errors
- 16.2 LC Oscillator Frequency Out of Range
- 20.1 Marking of Production Parts
Features
Position sensing based on an inductive principle Cost effective; no magnet required Immune to magnetic stray fields; no shielding required Suitable for harsh environments and extreme temperatures Differential and single-ended sine and cosine outputs Digital incremental outputs: 4 counts per period Nonvolatile user-configurable memory, programmable via I2C or SPI interface Single IC supports on-axis and off-axis rotation, linear motion, and arc motion sensing Adaptable to any full-scale angle range High accuracy: ≤ 0.2% full scale Rotation sensing up to 360º angle range ±18V over-voltage and reverse-polarity protection on output pins Fast diagnostic alarm through interrupt pin Wide operation temperature: -40°C up to +125°C Supply voltage programmable for 3.0V to 3.6V or 4.5V to 5.5V Small 16-TSSOP package (4.4 5.0 mm body) Available Support Renesas provides application modules that demonstrate IPS2200 position sensing, including rotary, arc, and linear applications. Application Circuit Example IPS2200 CSN_IRQN TX1 TX2 VDD SCK_SCL SIO_SDA 16 GND 9 CVD VDDA8 CVA Tx 7CT RX1 RX2 Rx (sin) RX3 RX4 Rx (cos) SIN SINN COS COSN 3.3V / 5V
98 GNDVDDA
Figure 1. Pin Assignments for 4.4mm 5.0mm 16-TSSOP Package – Top View Table 1. Pin Descriptions
1 CSN_IRQN Digital
Chip select input for the SPI interface; external pull-up resistor required. Push/pull interrupt output for I2C or SPI interface. Programmable options, see Table 3.
6 TX1 Analog
from TX2 to GND and CT2 from TX1 to GND.
7 TX2
8 VDDA Supply Internal analog voltage supply. Connect a capacitor CVA to the GND pin. 9 GND Supply Common ground connection. 10 VDD Supply External supply voltage. Connect two parallel capacitors CVD to the GND pin.
11 OUT1 Analog
Buffered analog or digital output; see Table 2.
12 OUT2 Analog
Buffered analog or digital output; see Table 2.
13 OUT3 Analog
Buffered analog or digital output; see Table 2.
14 OUT4 Analog
Buffered analog or digital output; see Table 2.
15 SCK_SCL Digital Input Clock input for digital programming and diagnostic interfaces:
see Figure 18, Figure 19, and Figure 20. see Figure 16 and Figure 17.
16 SIO_SDA Digital
see Figure 18, Figure 19, and Figure 20. see Figure 16 and Figure 17. Table 2. Buffered Output Configuration
14 OUT4 SIN SIN A LOW
13 OUT3 SINN REF_SIN A_N LOW
12 OUT2 COS COS B HIGH
11 OUT1 COSN REF_COS B_N HIGH
Table 3. Digital Interface and Interrupt Output Configuration
16 SIO_SDA SIO SIO SDA (PU) SDA (PU)
15 SCK_SCL SCK SCK SCL (PU) SCL (PU)
1 CSN_IRQN CSN (PU) CSN/IRQN (PU) SEL IRQN
implied. Exposure to absolute maximum rating conditions could affect device reliability. Table 4. Absolute Maximum Ratings directly or with pull-up resistor. Conditions: VDD = 5V ±10%, TAMB = -40°C to +125°C, unless otherwise noted. Table 5. Operating Conditions Note: See important notes at the end of the table.
Jan.19.21 Page 8 Symbol Parameter Conditions Minimum Typical Maximum Units INLOV3V Accuracy, 3.3V mode, VDD= 3.6V to over-voltage alarm level ±0.3 % FS INLUV5V Accuracy, 5V mode, VDD= under-voltage alarm level to 4.5V With ideal coil input signals, relative to an output signal of 3.0Vpp ±0.3 % FS INL5V Accuracy, 5.0V mode, VDD= 4.5 to 5.5V ±0.2 % FS INLOV5V Accuracy, 5.0V mode, VDD= 5.5V to over-voltage alarm level ±0.3 % FS [a] % FS = percent of full scale = accuracy in % per period, where 100% is the angle range of one electrical period. For rotary multi-period designs, one electrical period = 360° (one full turn) divided by the number of periods per turn. Examples: A 3-periodic coil design (3 120°) has a typical mechanical accuracy of ±0.2% per 120° = ±0.24° A 4-periodic coil design (4 90°) has a typical mechanical accuracy of ±0.2% per 90° = ±0.18° 5. Ambient Temperature Range The minimum ambient temperature for the IPS2200 is -40°C. The maximum ambient temperature depends on the following factors: The maximum junction temperature. See Table 5 for details. The selected transmitter coil current. The total power consumption of the chip depends on the internal power consumption and the user programmable current for the transmitter coil. The minimum usable coil current in a given application. Note that smaller coil inductances require more transmitter coil current, and larger coil inductances can operate with less coil current. The maximum allowed transmitter coil current is shown in Table 5. The Renesas internal part qualification. The IPS2200 is qualified for -40°C to +125°C ambient temperature.
- Electrical Characteristics
Table 6. IPS2200 Electrical Characteristics, 3.3V Mode VDD rises above these limits. VDD falls below these limits. VDD falls below these limits. VDD rises above these limits. VDDA falls below these limits. VDDA rises above these limits. [a] If the VDD under-voltage alarm is enabled, the VDD3 must be at least 3.1V. [b] If the VDD over-voltage alarm is enabled, the VDD3 must be maximum 3.5V. [c] If the VDD over-voltage alarm is enabled, the VDD3 must be maximum 3.5V. [d] If the VDD under-voltage alarm is enabled, the VDD3 must be at least 3.1V. Table 7. IPS2200 Electrical Characteristics, 5.0V Mode VDD rises above these limits. VDD falls below these limits. VDD falls below these limits. VDD rises above these limits. [a] If the VDD under-voltage alarm is enabled, the VDD5 must be at least 4.6V. [b] If the VDD under-voltage alarm is enabled, the VDD5 must be at least 4.6V.
Table 8. LC Oscillator Specifications VTX_P LC oscillator amplitude Peak-to-peak voltage; pins TX1 vs.
11 Vpp
transmitter coil inductance. Figure 2. LC Oscillator Connection with a Single Capacitor
Table 9. Coil Receiver Front-End Specifications VRX Receiver coil amplitude Input signal full range.
7 Bit
depend on the Rx gain setting. Table 10. Diagnostic Checks Rx coil short/open error flag cleared. Absolute value relative to VDD/2. Output offset alarm flag activated. Table 11. Back-End Specification, Analog Outputs SIN, SINN, COS, COSN
Table 12. Back-End Specification, Quadrature Pulse Output Option, Pins A, A_N, B, and B_N [a] See Table 2 regarding which of the pins OUT1, OUT2, OUT3, and OUT4 are assigned as A, A_N, B, and B_N. Table 13. Digital Control Interface, Pins CSN_IRQN, SIO_SDA, SCK_SCL Table 14. Nonvolatile Memory
Table 15. Electrostatic Discharges (ESD)
7.1 Overview
- The IPS2200 drives AC current into the transmitter coil and generates an alternating magnetic field.
- The magnetic field induces voltages in the receiver coils. Without a metallic target, due to the balanced, anti -
- If a metal target is placed above the coils:
a. The magnetic field induces eddy currents on the surface of the metal target. b. The eddy currents generate a counter magnetic field, thus reducing the total flux density underneath. d. An output voltage occurs on the terminals, changing amplitude and polarity with the target position.
- The IPS2200 IC amplifies, rectifies, and filters the receiver voltages and outputs them for external signal
position, for example by applying an arctangent operation of Vsin and Vcos.
- Sampling Rate, Resolution, Output Data Rate, and Propagation Delay
corresponding propagation delay. integration factor (5) and 13.6µs to 31.3µs for the longest integration factor (31). demodulator at the receiver is also dependent on the LC oscillator frequency. the input when the output reaches > 90% of the maximum signal level. Table 16. Output Data Rate, Propagation Delay
Figure 8. Data Update Rate vs. LC Oscillator Frequency vs. Integration Factor
9.1 Analog Differential Sine-Cosine Analog Output Mode
recommended for best signal integrity and EMC performance. Figure 9. Sine-Cosine Analog Mode Output Signals
9.2 Analog Single Ended Sine-Cosine Analog Output Mode
provide a buffered reference signal (VDD/2). Figure 10. Sine-Cosine Analog Mode Output Signals
9.3 Digital Incremental Differential AB Mode
In AB incremental mode, four digital output signals have one symmetric period in every 360° electrical period. Table 17. Output Status in AB Incremental Mode integrity and EMC performance. Figure 11. Digital Incremental Differential AB Mode Output Signals can be increased by coil designs having multiple periods per turn.
rpm (mech) Rotation speed of the rotor (and target) in revolutions per minute. Figure 23 shows a design for a 6 pole motor (having 3 pole pairs) using a 3-periodic coil design. The maximum mechanical rotation speed of this motor is calculated according to Equation 11. Table 18. Output Modes and Maximum Speed
- Digital Diagnostics and Programming Interfaces
path, an additional digital serial interface is available. Half duplex SPI interface (default setting). Half duplex SPI interface with interrupt (programming option). I2C interface with interrupt (programming option). I2C interface with address select (programming option).
11.1 Block Diagram
Figure 12 shows the block diagram of the IPS2200. Figure 12. Block Diagram Oscillator: generation of the transmitter coil signal. o Input filter, offset, and gain setting: analog AM signal preconditioning. o Synchronous integrator: demodulation of the AM signal. Offset Control: correction of offsets at the receiver coil inputs RX1/RX2 and RX3/RX4. Gain Control: correction of amplitude mismatching from RX1/RX2 and RX3/RX4 input signals. Configuration, NVM: nonvolatile storage of factory and user-programmable settings. Diagnostics, Timer: Diagnostics for critical blocks to ensure functional safety and watchdog timer. Protection: over-voltage, reverse polarity and short circuit protection.
Note: In Figure 13, Figure 14, and Figure 15, the active function of dual function pins is shown in bold font. The IPS2200 must be programmed to match to the correct VDD voltage supply level (3.3V or 5.0V). Figure 13. Analog Interface with Diagnostics Mode, Fixed Configuration same VDD voltage supply level to match the digital HIGH and LOW signal levels.
- Digital Diagnostics and Programming Interfaces
path, an additional digital serial interface is available.
- Half duplex SPI interface (programming option)
- Half duplex SPI interface with interrupt (programming option)
- I2C interface with interrupt (programming option)
- I2C interface with address select (default interface)
The IPS2200 can be programmed to operate with either a 3.3V ±10% or a 5.0V ±10% supply voltage. IPS2200 boots as a 3.3V device.
13.2 Half-Duplex SPI Interface
This is a standard bi-directional, half-duplex SPI interface. must be enabled through programming over the I2C interface. enabled as communication interface. Figure 16. Half Duplex 3-3 Wire SPI Interface
SCK and SIO lines with all slaves. A slave is only addressed when the corresponding CSN pin is pulled low. Figure 17. Half Duplex 3-3 Wire SPI Multi-slave Interface fixed length of data over the SIO line to the master. Table 19. SPI Interface Parameters function that is active is shown in bold font. For a detailed description of the SPI interface, refer to the IPS2200 Programming Guide.
13.3 I2C Interface
slaves can be connected in parallel on the I2C bus. Table 20. I2C Interface Parameters
parallel. Each I2C slave must have an individual I2C address. Figure 20. I2C Interface Configuration with Multi-slave Interrupt For a detailed description of the I2C interface, refer to the IPS2200 Programming Guide.
- Protection and Diagnostics
14.1 I/O Protection
- Protection against short circuit of the output pins SIN, SINN, COS, and COSN to GND or to VDD
- Over-voltage and reverse-polarity protection:
directional SPI or I2C interface. The main programming functions are described in Table 21.
15.1 Lock Feature (Cyber Security)
further writing to the chip is possible. Table 21. Programming Options Overview
speed interface pins (SIN, SINN, COS, COSN; see Table 2) by putting them into the diagnostic state. (POR); alarm types marked as “Temporary” will be cleared when the source of the error is removed. Table 22. Diagnostic Features Data access fail Temporary Continuous Chip internal failure. Protocol integrity fail Temporary Continuous Failure in the I2C/SPI data transfer. Shadow register DED Static Continuous Shadow register bank double-bit error detection. detection triggers a single-bit error correction (SEC) of the register output. frequency range is programmable; see section 16.2 for details. LC oscillator stuck Temporary Continuous This flag is set when the LC oscillator stops running. and SIO_SDA over-voltage alarm levels. Internal bus failure Temporary Continuous Chip internal failure.
Jan.19.21 Page 29 Diagnostic Flag Type Active Description IRQN watchdog failure Static Continuous A cyclic interrupt request can be initiated by starting a watchdog counter. When the timer is expired, the interrupt flag is asserted and the timer restarts. The timer can be stopped by resetting the watchdog value to zero. Mechanical damage Static Continuous The chip is checked for mechanical damage (cracks in the silicon) Output buffer failure Temporary Continuous This flag is set when the mean value of analog outputs SIN+SINN or COS+COSN differs from VDD/ 2 by more than the specified limits described in Table 11. Output buffer overload Temporary Continuous This flag is set when the output amplifier load current is above the specified limits. R1 to R2 coil short Static Start-up A short between the receiver coils R1 and R2 is checked after POR. The check result is stored and flagged until the next POR. R2 coil failure Temporary Continuous This flag is set if there is a short between receiver coil R2 and GND, a short between receiver coil R2 and VDD, or an open receiver coil R2. R1 coil failure Temporary Continuous This flag is set if there is a short between receiver coil R1 and GND, a short between receiver coil R1 and VDD, or an open receiver coil R1.
16.1 Internal Register and Memory Errors
For all registers, volatile and nonvolatile memories, a cyclic redundancy check (CRC) is implemen ted, allowing 2-bit error detection and 1-bit error correction. An alarm flag is set when a CRC error occurs.
16.2 LC Oscillator Frequency Out of Range
The typical frequency range for the transmitter LC oscillator is from ~2MHz to 5MHz, which is the open frequency band between the medium-wave radio band (0.52MHz to 1.73MHz) and the short-wave radio band (5.8MHz to 6.3MHz). Due to the use of external components (printed inductor and discrete capacitor), the Tx oscillation frequency will change over temperature, mainly depending on the temperature coefficient of the discrete capacitor (see CT in the application circuit on page 1). Recommendation: Use a capacitor with a low temperature coefficient (see the recommendation given below Table 8). In order to ensure that the oscillation frequency is within the boundaries of a given application, the oscillation frequency of the Tx oscillator is internally measured and displayed as a proportional value in a register. The user can select upper and lower limits for these register values that will create an alarm flag when the oscillation frequency is outside of these programmable boundaries.
Figure 24. Coil Design and Signal Output for a 4 90° Rotary Sensor
- Electromagnetic Compatibility (EMC)
Guidelines for EMC compliant circuit designs are available in a separate document “IPS2200 EMC recommendations” on request.
- Package Outline Drawings
The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.
20.1 Marking of Production Parts
Jan.19.21 Page 32 21. Ordering Information Orderable Part Number Description and Package MSL Rating Carrier Type Temperature IPS2200BI1W 16-TSSOP, 4.4 5.0 mm 1 7” Reel, 500 parts / reel -40° to +125°C IPS2200BI1R 16-TSSOP, 4.4 5.0 mm 1 13” Reel, 4000 parts / reel -40° to +125°C Note: For communication and programming, the IPS2200 Application Modules listed below require an IPS-COMBOARD, which is available separately. IPS2200STKIT IPS2200 Starter Kit including USB communication board, application module and connection cables 22. Revision History Revision Date Description 1.3 Jan.18.21 SPI interface description updated 1.2 Jul.15.20 Pin naming aligned with other position sensor products 1.1 Jul.1.20 Formulas added for calculating the LC oscillator frequency. 1.0 Apr.15.20 Official release for product launch 3.3V and 5V supply voltage operation changed. Circuit and block descriptions updated. Values updated for absolute maximum ratings, operating conditions, and electrical characteristics. Updated formatting. Section 9 (Output Modes) is added. 0.1 Feb.16.19 Preliminary release.
,QWHJUDWHG'HYLFH7HFKQRORJ\\,QF
,QWHJUDWHG'HYLFH7HFKQRORJ\\,QF
205HQHVDV(OHFWURQLFV&RUSRUDWLRQ$OOULJKWVUHVHUYHG 1RWLFH 'HVFULSWLRQVRIFLUFXLWVVRIWZDUHDQGRWKHUUHODWHGLQIRUPDW LRQLQWKLVGRFXPHQWDUHSURYLGHGRQO\\WRLOOXVWUDWHWKHRSHUDWLRQRIVHPLFRQGXFWRUSURGXFWV DQGDSSOLFDWLRQH[DPSOHV<RXDUHIXOO\\UHVSRQVLEOHIRUWKHLQFRUSRUDWLRQRUDQ\\RWKHUXVHRIWKHFLUFXLWVVRIWZDUHDQGLQIRUPDWLRQLQWKHGHVLJQRI\\RXU SURGXFWRUV\\VWHP5HQHVDV(OHFWURQLFVGLVFODLPVDQ\\DQGDOOOLDELOLW\\IRUDQ\\ORVVHVDQGGDPDJHVLQFXUUHGE\\\\RXRUWKLUGSDUWLHVDULVLQJIURPWKHXVHRI WKHVHFLUFXLWVVRIWZDUHRULQIRUPDWLRQ 5HQHVDV(OHFWURQLFVKHUHE\\H[SUHVVO\\GLVFODLPVDQ\\ZDUUDQWLHVDJDLQVWDQGOLDELOLW\\IRULQIULQJHPHQWRUDQ\\RWKHUFODLPVLQYROYLQJSDWHQWVFRS\\ULJKWVRU RWKHULQWHOOHFWXDOSURSHUW\\ULJKWVRIWKLUGSDUWLHVE\\RUDULVLQJIURPWKHXVHRI5HQHVDV(OHFWURQLFVSURGXFWVRUWHFKQLFDOLQIRUPDWLRQGHVFULEHGLQWKLV GRFXPHQWLQFOXGLQJEXWQRWOLPLWHGWRWKHSURGXFWGDWDGUDZLQJVFKDUWVSURJUDPVDOJRULWKPVDQGDSSOLFDWLRQH[DPSOHV 1ROLFHQVHH[SUHVVLPSOLHGRURWKHUZLVHLVJUDQWHGKHUHE\\XQGHUDQ\\SDWHQWVFRS\\ULJKWVRURWKHULQWHOOHFWXDOSURSHUW\\ULJKWVRI5HQHVDV(OHFWURQLFVRU RWKHUV <RXVKDOOQRWDOWHUPRGLI\\FRS\\RUUHYHUVHHQJLQHHUDQ\\5HQHVDV(OHFWURQLFVSURGXFWZKHWKHULQZKROHRULQSDUW5HQHVDV(OHFWURQLFVGLVFODLPVDQ\\ DQGDOOOLDELOLW\\IRUDQ\\ORVVHVRUGDPDJHVLQFXUUHGE\\\\RXRUWKLUGSDUWLHVDULVLQJIURPVXFKDOWHUDWLRQPRGLILFDWLRQFRS\\LQJRUUHYHUVHHQJLQHHULQJ 5HQHVDV(OHFWURQLFVSURGXFWVDUHFODVVLILHGDFFRUGLQJWRWKH IROORZLQJWZRTXDOLW\\JUDGHV 6WDQGDUGDQG+LJK4XDOLW\\7KHLQWHQGHGDSSOLFDWLRQVIRU HDFK5HQHVDV(OHFWURQLFVSURGXFWGHSHQGVRQWKHSURGXFW VTXDOLW\\JUDGHDVLQGLFDWHGEHORZ 6WDQGDUG &RPSXWHUV RIILFHHTXLSPHQW FRPPXQLFDWLRQVHTXLSPHQ W WHVWDQGPHDVXUHPHQWHTXLSPHQW DXGLRDQGYLVXDOHTXLSPHQW KRPH HOHFWURQLFDSSOLDQFHV PDFKLQHWRROV SHUVRQDOHOHFWURQLFHTXLSPHQW LQGXVWULDOURERWV HWF +LJK4XDOLW\\ 7UDQVSRUWDWLRQHTXLSPHQW DXWRPRELOHVWUDLQVVKLSVHWF WUDIILFFRQWURO WUDIILFOLJKWV ODUJHVFDOHFRPPXQLFDWLRQHTXLSPHQW NH\\ ILQDQFLDOWHUPLQDOV\\VWHPV VDIHW\\FRQWUROHTXLSPHQW HWF 8QOHVVH[SUHVVO\\GHVLJQDWHGDVDKLJKUHOLDELOLW\\SURGXFWRUDSURGXFWIRUKDUVKHQYLURQPHQWVLQD5HQHVDV(OHFWURQLFVGDWDVKHHWRURWKHU5HQHVDV (OHFWURQLFVGRFXPHQW5HQHVDV(OHFWURQLFVSURGXFWVDUHQRWLQWHQGHGRUDXWKRUL]HGIRUXVHLQSURGXFWVRUV\\VWHPVWKDWPD\\SRVHDGLUHFWWKUHDWWR KXPDQOLIHRUERGLO\\LQMXU\\ DUWLILFLDOOLIHVXSSRUWGHYLFHVRUV\\VWHPV VXUJLFDOLPSODQWDWLRQV HWF RUPD\\FDXVHVHULRXVSURSHUW\\GDPDJH VSDFHV\\VWHP XQGHUVHDUHSHDWHUV QXFOHDUSRZHUFRQWUROV\\VWHPV DLUFUDIWFRQWUROV\\VWHPV NH\\SODQWV\\VWHPV PLOLWDU\\HTXLSPHQW HWF 5HQHVDV(OHFWURQLFVGLVFODLPV DQ\\DQGDOOOLDELOLW\\IRUDQ\\GDPDJHVRUORVVHVLQFXUUHGE\\\\RXRUDQ\\WKLUGSDUWLHVDULVLQJIURPWKHXVHRIDQ\\5HQHVDV(OHFWURQLFVSURGXFWWKDWLV LQFRQVLVWHQWZLWKDQ\\5HQHVDV(OHFWURQLFVGDWDVKHHWXVHU VPDQXDORURWKHU5HQHVDV(OHFWURQLFVGRFXPHQW :KHQXVLQJ5HQHVDV(OHFWURQLFVSURGXFWVUHIHUWRWKHODWHVW SURGXFWLQIRUPDWLRQ GDWDVKHHWVXVHU VPDQXDOVDSSOLFDWLRQQRWHV*HQHUDO1RWHVIRU +DQGOLQJDQG8VLQJ6HPLFRQGXFWRU'HYLFHVLQWKHUHOLDELOLW\\KDQGERRNHWF DQGHQVXUHWKDWXVDJHFRQGLWLRQVDUHZLWKLQWKHUDQJHVVSHFLILHGE\\ 5HQHVDV(OHFWURQLFVZLWKUHVSHFWWRPD[LPXPUDWLQJVRSHUDWLQJSRZHUVXSSO\\YROWDJHUDQJHKHDWGLVVLSDWLRQFKDUDFWHULVWLFVLQVWDOODWLRQHWF5HQHVDV (OHFWURQLFVGLVFODLPVDQ\\DQGDOOOLDELOLW\\IRUDQ\\PDOIXQFWLRQVIDLOXUHRUDFFLGHQWDULVLQJRXWRIWKHXVHRI5HQHVDV(OHFWURQLFVSURGXFWVRXWVLGHRIVXFK VSHFLILHGUDQJHV $OWKRXJK5HQHVDV(OHFWURQLFVHQGHDYRUVWRLPSURYHWKHTXDOLW\\ DQGUHOLDELOLW\\RI5HQHVDV(OHFWURQLFVSURGXFWVVHPLFRQGXFWRUSURGXFWVKDYHVSHFLILF FKDUDFWHULVWLFVVXFKDVWKHRFFXUUHQFHRIIDLOXUHDWDFHUWDLQUDWHDQGPDOIXQFWLRQVXQGHUFHUWDLQXVHFRQGLWLRQV8QOHVVGHVLJQDWHGDVDKLJKUHOLDELOLW\\ SURGXFWRUDSURGXFWIRUKDUVKHQYLURQPHQWVLQD5HQHVDV(OHFWURQLFVGDWDVKHHWRURWKHU5HQHVDV(OHFWURQLFVGRFXPHQW5HQHVDV(OHFWURQLFVSURGXFWV DUHQRWVXEMHFWWRUDGLDWLRQUHVLVWDQFHGHVLJQ<RXDUHUHVSRQVLEOHIRULPSOHPHQWLQJVDIHW\\PHDVXUHVWRJXDUGDJDLQVWWKHSRVVLELOLW\\RIERGLO\\LQMXU\\ LQMXU\\RUGDPDJHFDXVHGE\\ILUHDQGRUGDQJHUWRWKHSXEOLFLQWKHHYHQWRIDIDLOXUHRUPDOIXQFWLRQRI5HQHVDV(OHFWURQLFVSURGXFWVVXFKDVVDIHW\\ GHVLJQIRUKDUGZDUHDQGVRIWZDUHLQFOXGLQJEXWQRWOLPLWHGWRUHGXQGDQF\\ILUHFRQWURODQGPDOIXQFWLRQSUHYHQWLRQDSSURSULDWHWUHDWPHQWIRUDJLQJ GHJUDGDWLRQRUDQ\\RWKHUDSSURSULDWHPHDVXUHV%HFDXVHWKHHYDOXDWLRQRIPLFURFRPSXWHUVRIWZDUHDORQHLVYHU\\GLIILFXOWDQGLPSUDFWLFDO\\RXDUH UHVSRQVLEOHIRUHYDOXDWLQJWKHVDIHW\\RIWKHILQDOSURGXFWVRUV\\VWHPVPDQXIDFWXUHGE\\\\RX 3OHDVHFRQWDFWD5HQHVDV(OHFWURQLFVVDOHVRIILFHIRUGHWDLOV DVWRHQYLURQPHQWDOPDWWHUVVXFKDVWKHHQYLURQPHQWDOFRPSDWLELOLW\\RIHDFK5HQHVDV (OHFWURQLFVSURGXFW<RXDUHUHVSRQVLEOHIRUFDUHIXOO\\DQGVXIILFLHQWO\\LQYHVWLJDWLQJDSSOLFDEOHODZVDQGUHJXODWLRQVWKDWUHJXODWHWKHLQFOXVLRQRUXVHRI FRQWUROOHGVXEVWDQFHVLQFOXGLQJZLWKRXWOLPLWDWLRQWKH(85R+6'LUHFWLYHDQGXVLQJ5HQHVDV(OHFWURQLFVSURGXFWVLQFRPSOLDQFHZLWKDOOWKHVH DSSOLFDEOHODZVDQGUHJXODWLRQV5HQHVDV(OHFWURQLFVGLVFODLPVDQ\\DQGDOOOLDELOLW\\IRUGDPDJHVRUORVVHVRFFXUULQJDVDUHVXOWRI\\RXUQRQFRPSOLDQFH ZLWKDSSOLFDEOHODZVDQGUHJXODWLRQV 5HQHVDV(OHFWURQLFVSURGXFWVDQGWHFKQRORJLHVVKDOOQRWEHXV HGIRURULQFRUSRUDWHGLQWRDQ\\SURGXFWVRUV\\VWHPVZKRVHPDQXIDFWXUHXVHRUVDOHLV SURKLELWHGXQGHUDQ\\DSSOLFDEOHGRPHVWLFRUIRUHLJQODZVRUUHJXODWLRQV<RXVKDOOFRPSO\\ZLWKDQ\\DSSOLFDEOHH[SRUWFRQWUROODZVDQGUHJXODWLRQV SURPXOJDWHGDQGDGPLQLVWHUHGE\\WKHJRYHUQPHQWVRIDQ\\FRXQWULHVDVVHUWLQJMXULVGLFWLRQRYHUWKHSDUWLHVRUWUDQVDFWLRQV ,WLVWKHUHVSRQVLELOLW\\RIWKHEX\\HURUGLVWULEXWRURI5HQHVDV(OHFWURQLFVSURGXFWVRUDQ\\RWKHUSDUW\\ZKRGLVWULEXWHVGLVSRVHVRIRURWKHUZLVHVHOOVRU WUDQVIHUVWKHSURGXFWWRDWKLUGSDUW\\WRQRWLI\\VXFKWKLUGSDUW\\LQDGYDQFHRIWKHFRQWHQWVDQGFRQGLWLRQVVHWIRUWKLQWKLVGRFXPHQW 7KLVGRFXPHQWVKDOOQRWEHUHSULQWHGUHSURGXFHGRUGXSOLFDWHGLQDQ\\IRUPLQZKROHRULQSDUWZLWKRXWSULRUZULWWHQFRQVHQWRI5HQHVDV(OHFWURQLFV 3OHDVHFRQWDFWD5HQHVDV(OHFWURQLFVVDOHVRIILFHLI\\RXKDYHDQ\\TXHVWLRQVUHJDUGLQJWKHLQIRUPDWLRQFRQWDLQHGLQWKLVGRFXPHQWRU5HQHVDV (OHFWURQLFVSURGXFWV 1RWH 5HQHVDV(OHFWURQLFVDVXVHGLQWKLVGRFXPHQWPHDQV5HQ HVDV(OHFWURQLFV&RUSRUDWLRQDQGDOVRLQFOXGHVLWVGLUHFWO\\RULQGLUHFWO\\FRQWUROOHG VXEVLGLDULHV 1RWH 5HQHVDV(OHFWURQLFVSURGXFW V PHDQVDQ\\SURGXFWGHYHO RSHGRUPDQXIDFWXUHGE\\RUIRU5HQHVDV(OHFWURQLFV 5HY1RYHPEHU &RUSRUDWH+HDGTXDUWHUV &RQWDFW,QIRUPDWLRQ .RWRNX7RN\\R-DSDQ ZZZUHQHVDVFRP )RUIXUWKHULQIRUPDWLRQRQDSURGXFWWHFKQRORJ\\WKHPRVWXSWRGDWH YHUVLRQRIDGRFXPHQWRU\\RXUQHDUHVWVDOHVRIILFHSOHDVHYLVLW ZZZUHQHVDVFRPFRQWDFW 7UDGHPDUNV 5HQHVDVDQGWKH5HQHVDVORJRDUHWUDGHPDUNVRI5HQHVDV(OHFWURQLFV &RUSRUDWLRQ$OOWUDGHPDUNVDQGUHJLVWHUHGWUDGHPDUNVDUHWKHSURSHUW\\ RIWKHLUUHVSHFWLYHRZQHUV Corporate Headquarters TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com Contact Information For further information on a product, te chnology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/ Trademarks Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and regist ered trademarks are the property of their respective owners.