ILPS22QS STMICROELECTRONICS | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 57
Technical content
Datasheet sections
- 1 Block diagrams
- 2 Pin description
- 3 Mechanical and electrical specifications
- 3.1 Mechanical characteristics
- 3.2 Electrical characteristics
- 3.3 Communication interface characteristics
- 3.3.1 SPI - serial peripheral interface
- 3.3.2 I²C - inter-IC control interface
- 3.4 Absolute maximum ratings
- 4 Functionality
- 4.1 Sensing element
- 4.2 IC interface
- 4.3 Factory calibration
- 4.4 Interpreting pressure readings
- 4.5 Interpreting temperature readings
- 5 FIFO
- 5.1 Bypass mode
- 5.2 FIFO mode
- 5.3 Continuous (dynamic-stream) mode
- 5.4 Bypass-to-FIFO mode
- 5.5 Bypass-to-continuous (dynamic-stream) mode
- 5.6 Continuous (dynamic-stream)-to-FIFO mode
- 5.7 Retrieving data from FIFO
- 6 Application hints
- 6.1 Analog hub (AH) / Qvar functions
- 6.2 Power-saving tip for the pressure sensor, disabling the analog hub (AH) / Qvar feature
- 6.3 Soldering information
- 7 Digital interfaces
- 7.1 Serial interfaces
- 7.2 I²C serial interface (CS = high)
- 7.2.1 I²C operation
- 7.3 SPI bus interface (CS = low)
- 7.3.1 SPI write in 3-wire mode
- 7.3.2 SPI read in 3-wire mode
Datasheet sections
Features
- Selectable dual full-scale absolute pressure range – Mode 1: 260 ~ 1260 hPa – Mode 2: 260 ~ 4060 hPa
- Current consumption down to 1.8 µA
- Absolute pressure accuracy: 0.5 hPa
- Low pressure sensor noise: 0.34 Pa
- High-performance TCO: 0.45 Pa/°C
- Embedded temperature compensation
- Extended temperature range from -40 to +105 °C
- 24-bit pressure data output
- ODR from 1 Hz to 200 Hz
- SPI, I²C or MIPI I3CSM interfaces
- Supports 1.08 V digital interface
- Embedded FIFO
- Embedded analog hub for processing analog input data
- Embedded Qvar for detecting electric charge variation
- Interrupt functions: data-ready, FIFO flags, pressure thresholds
- Supply voltage: 1.7 to 3.6 V
- High shock survivability: 22,000 g
- Small and thin package
- ECOPACK lead-free compliant
Applications
- Industrial applications
- Gas and water metering
- Weather station equipment
- Altimeters and barometers for outdoor devices
- Smart filters
- Ventilators and CPAP equipment
- Man-down detection
Description
The ILPS22QS is an ultra-compact piezoresistive absolute pressure sensor which functions as a digital output barometer, supporting dual full-scale up to user- selectable 4060 hPa. The device delivers ultra-low pressure noise with very low power consumption and operates over an extended temperature range from -40 °C to +105 °C. The ILPS22QS comprises a sensing element and an IC interface which communicates over I²C, MIPI I3CSM or SPI interfaces from the sensing element to the application and supports 1.2 V digital interface as well. The sensing element, which detects absolute pressure, consists of a suspended membrane manufactured using a dedicated process developed by ST. HLGA-10L (2.0 x 2.0 x 0.73 mm) Product status link ILPS22QS Product summary Order code ILPS22QSTR Temp. range [°C] -40 to +105 Package HLGA-10L (2.0 x 2.0 x 0.73 mm) Packing Tape and reel Product resources TN0018 (Design and soldering) Product labels Dual full-scale, 1260 hPa and 4060 hPa, absolute digital output barometer with embedded Qvar electrostatic sensor ILPS22QS Datasheet DS13431 - Rev 3 - May 2022 For further information contact your local STMicroelectronics sales office.
The ILPS22QS embeds an analog hub sensing functionality which is able to connect an analog input and convert it to a digital signal for embedded processing. In addition, an embedded Qvar (electric charge variation detection) channel can be enabled for sensing in applications such as water leakage detection, tap, double tap, long press, and L/R - R/L swipe. The ILPS22QS is available in a full-mold, holed LGA package (HLGA). The package is holed to allow external pressure to reach the sensing element. ILPS22QS DS13431 - Rev 3 page 2/57
1 Block diagrams
Figure 1. Device architecture block diagram Figure 2. Digital logic
2 Pin description
Figure 3. Pin connections (bottom view) Table 1. Pin description
1 Vdd_IO Power supply for I/O pins
3 RES Connect to GND
5 AH2/QVAR2 Connect to GND if analog input / Qvar sensing is not needed. 7 AH1/QVAR1 Connect to GND if analog input / Qvar sensing is not needed.
8 GND_IO 0 V supply
9 GND 0 V supply
10 VDD Power supply
3 Mechanical and electrical specifications
3.1 Mechanical characteristics
VDD = 1.8 V, T = 25 °C, unless otherwise noted. Table 2. Pressure and temperature sensor characteristics
- Typical specifications are not guaranteed.
- By design, the typ. value is defined based on characterization data with 10 hPa pressure interval in mode 1 and 100 hPa
pressure interval in mode 2.
- Pressure noise RMS evaluated in a controlled environment, based on the average standard deviation of 50 measurements
- Output data rate is configured acting on ODR[3:0] in CTRL_REG1 (10h).
Table 3. Absolute pressure accuracy at different full-scale modes
3.2 Electrical characteristics
VDD = 1.8 V, T = 25 °C, unless otherwise noted. Table 4. Electrical characteristics - pressure and temperature
- Typical specifications are not guaranteed.
- To disable AH and Qvar in order to save power consumption, 00h must be written in register 5Fh when the device is
powered on. AH2/QVAR2 (pin 5) and AH1/QVAR1 (pin 7) must be connected to GND. Table 5. Electrical parameters of Qvar (@Vdd = 1.8 V, T = 25 °C)
- Depending on ODR and AVG, refer to Table 6
Table 6. Input impedance of Qvar
Electrical characteristics
Table 7. DC characteristics
3.3 Communication interface characteristics
3.3.1 SPI - serial peripheral interface
Subject to general operating conditions for Vdd and TOP. Table 8. SPI slave timing values
- Values are evaluated at 10 MHz clock frequency for SPI with 3 wires, based on characterization results, not tested in
- Recommended to set max SPI clock 8 MHz to ≤50 Hz ODR.
Figure 4. SPI slave timing diagram Note: Measurement points are done at 0.3·Vdd_IO and 0.7·Vdd_IO for both ports.
3.3.2 I²C - inter-IC control interface
Subject to general operating conditions for Vdd and TOP. Table 9. I²C slave timing values
- Data based on standard I²C protocol requirement, not tested in production.
- Data for I²C fast mode and I²C fast mode plus have been validated by characterization, not tested in production.
Figure 5. I²C slave timing diagram Note: Measurement points are done at 0.3·Vdd_IO and 0.7·Vdd_IO for both ports.
3.4 Absolute maximum ratings
maximum rating conditions for extended periods may affect device reliability. Table 10. Absolute maximum ratings Note: Supply voltage on any pin should never exceed 4.8 V. This device is sensitive to mechanical shock, improper handling can cause permanent damage to the part. This device is sensitive to electrostatic discharge (ESD), improper handling can cause permanent damage to the part.
4 Functionality
The ILPS22QS is a high-resolution, digital output pressure sensor packaged in an HLGA full-mold package. The complete device includes a sensing element based on a piezoresistive Wheatstone bridge approach, and an IC interface which communicates a digital signal from the sensing element to the application.
4.1 Sensing element
An ST proprietary process is used to obtain a silicon membrane for MEMS pressure sensors. This silicon membrane is surrounded by a silicon spring structure and it contributes to isolate the membrane from mechanical and thermal stress in applications. When pressure is applied, the membrane deflection induces an imbalance in the Wheatstone bridge piezoresistances whose output signal is converted by the IC interface.
4.2 IC interface
The complete measurement chain is composed of a low-noise amplifier which converts the resistance unbalance of the MEMS sensors (pressure and temperature) into an analog voltage using an analog-to-digital converter. The pressure and temperature data may be accessed through an I²C/MIPI I3CSM/SPI interface thus making the device particularly suitable for direct interfacing with a microcontroller. The ILPS22QS features a data-ready signal which indicates when a new set of measured pressure and temperature data are available, thus simplifying data synchronization in the digital system that uses the device.
4.3 Factory calibration
Thetrimming values are stored inside the device in a non-volatile structure. When the device is turned on, the trimming parameters are downloaded into the registers to be employed during the normal operation which allows the device to be used without requiring any further calibration. ILPS22QS Functionality DS13431 - Rev 3 page 12/57
4.4 Interpreting pressure readings
PRESS_OUT_XL (28h). The value is expressed as a 24-bit signed number (in two's complement). sensitivity 2096 LSB/hPa when the FS_MODE bit is 1 (in mode 2, full scale is up to 4060 hPa). FIFO_DATA_OUT_PRESS_H (7Ah). Figure 6. Pressure readings
4.5 Interpreting temperature readings
The temperature data are stored in two registers: TEMP_OUT_H (2Ch) and TEMP_OUT_L (2Bh). complete 16-bit word and then divide by the sensitivity 100 LSB/°C. Figure 7. Temperature readings
5 FIFO
The ILPS22QS embeds 128 slots of 24-bit data FIFO to store the pressure output values. This allows consistent power saving for the system, since the host processor does not need to continuously poll data from the sensor, but it can wake up only when needed and burst the significant data out from the FIFO. This buffer can work according to six different modes:
- Bypass mode
- FIFO mode
- Continuous (dynamic-stream) mode
- Continuous (dynamic-stream)-to-FIFO mode
- Bypass-to-continuous (dynamic-stream)
- Bypass-to-FIFO mode The FIFO buffer is enabled when a configuration different from all bits 0 are written in FIFO_CTRL (14h) and each mode is selected by the TRIG_MODES bit and F_MODE[1:0] bits in FIFO_CTRL (14h). Programmable FIFO threshold status, FIFO overrun events and the number of unread samples stored are available in the FIFO_STATUS1 (25h) and FIFO_STATUS2 (26h) registers. FIFO_STATUS2 (26h)(FIFO_WTM_IA) goes to 1 when the number of unread samples (FIFO_STATUS1 (25h) (FSS[7:0]) is greater than or equal to WTM[6:0] in FIFO_WTM (15h). If FIFO_WTM (15h)(WTM[6:0]) is equal to 0, FIFO_STATUS2 (26h)(FIFO_WTM_IA) stays at 0. FIFO_STATUS2 (26h)(FIFO_OVR_IA) is equal to 1 if a FIFO slot is overwritten. FIFO_STATUS1 (25h)(FSS[7:0]) contains stored data levels of unread samples; when FSS[7:0] is equal to 00000000, FIFO is empty; when FSS[7:0] is equal to 10000000, FIFO is full and the unread samples are 128. ILPS22QS FIFO DS13431 - Rev 3 page 15/57
5.1 Bypass mode
switching between different FIFO buffer operating modes. Figure 8. Bypass mode
5.2 FIFO mode
PRESS_OUT_XL (28h), PRESS_OUT_L (29h), and PRESS_OUT_H (2Ah) are stored in the FIFO until it is full. 001 in FIFO_CTRL (14h)(TRIG_MODE & F_MODE[1:0]). FIFO_WTM (15h)(WTM[6:0]) data. Figure 9. FIFO mode
5.3 Continuous (dynamic-stream) mode
this way, the number of new data available in FIFO does not depend on the previous read. available in the FIFO buffer. possible to guarantee reading data within 1/ODR time period. Figure 10. Continuous (dynamic-stream) mode
5.4 Bypass-to-FIFO mode
keeps behaving like in FIFO mode. An interrupt generator has to be set to the desired configuration through INTERRUPT_CFG (0Bh). Figure 11. Bypass-to-FIFO mode
5.5 Bypass-to-continuous (dynamic-stream) mode
An interrupt generator has to be set to the desired configuration through INTERRUPT_CFG (0Bh). Figure 12. Bypass-to-continuous (dynamic-stream) mode
5.6 Continuous (dynamic-stream)-to-FIFO mode
mode behavior when INT_SOURCE (24h)(IA) rises to 1. An interrupt generator has to be set to the desired configuration through INTERRUPT_CFG (0Bh). Figure 13. Continuous (dynamic-stream)-to-FIFO mode
5.7 Retrieving data from FIFO
FIFO data is read through FIFO_DATA_OUT_PRESS (78h, 79h and 7Ah). order to read all FIFO levels in a multiple byte read, 384 bytes (3 output registers with 128 levels) must be read.
6 Application hints
Figure 14. ILPS22QS electrical connections (top view) Figure 15. AH (analog hub) / Qvar external connections to pin 5, pin 7 *ST ESDALCL5 - 1BM2 is referenced as an ST catalog product but other similar features of ESD diodes also can be used.
If AH (analog hub) / Qvar is not used, it is recommended to connect both pin 5 and pin 7 to GND. Qvar external connections to pin 5, pin 7. I3CSM, SPI interface. When using the I²C and MIPI I3CSM, CS must be tied to Vdd_IO. this condition the measurement chain is powered off. Figure 16. ILPS22QS power-off sequence
6.1 Analog hub (AH) / Qvar functions
The ILPS22QS embeds an analog hub sensing functionality which is able to connect an analog input and convert it to a digital signal as output. In addition, Qvar sensing with external electrodes can be used for user interfaces like water leakage detection, tap, double tap, long press, and L/R - R/L swipe. Refer to application note AN5755 for additional details. The input impedance between QVAR1 (pin 7) and QVAR2 (pin 5) of ILPS22QS depends on the AVG and ODR configuration in Table 6. Input impedance of Qvar.
6.2 Power-saving tip for the pressure sensor, disabling the analog hub (AH) / Qvar
The analog hub (AH) / Qvar feature is enabled by default and this feature causes slightly higher power consumption during operating and power-down modes to support AH/Qvar functions. Thus, it is recommended to use the following procedure to save power consumption in case the application doesn't need the AH/Qvar feature. How to save power consumption? First of all, AH1/QVAR1 (pin 7) and AH2/QVAR2 (pin 5) must be connected to GND on the PCB (hardware design). Second, the application must write 00h in the 5Fh register whenever the application is powered on. Following this procedure, the device operates only in pressure sensor mode, disabling AH/Qvar to achieve lower power consumption as described in Table 4. Electrical characteristics - pressure and temperature.
6.3 Soldering information
The HLGA package is compliant with the ECOPACK standard and it is qualified for soldering heat resistance according to JEDEC J-STD-020. For land pattern and soldering recommendations, consult technical note TN0018 available on www.st.com. ILPS22QS Analog hub (AH) / Qvar functions DS13431 - Rev 3 page 24/57
7 Digital interfaces
7.1 Serial interfaces
interfaces. The latter operates in 3-wire SPI interface mode. high (that is, connected to Vdd_IO). Table 11. Serial interface pin description
7.2 I²C serial interface (CS = high)
The relevant I²C terminology is given in the following table. Table 12. I²C terminology connected to Vdd_IO through pull-up resistors. The I²C interface is compliant with fast mode plus (1 MHz) I²C standards as well as with normal mode.
7.2.1 I²C operation
with its address. If they match, the device considers itself addressed by the master. The 7-bit slave address (SAD) associated to the ILPS22QS is 1011100b = 5Ch. to allow multiple data read/write. Table 13. SAD+read/write patterns Table 14. Transfer when master is writing one byte to slave Table 15. Transfer when master is writing multiple bytes to slave Table 16. Transfer when master is receiving (reading) one byte of data from slave Table 17. Transfer when master is receiving (reading) multiple bytes of data from slave the generation of a stop (SP) condition. In the presented communication format MAK is master acknowledge and NMAK is no master acknowledge.
7.3 SPI bus interface (CS = low)
The ILPS22QS SPI is a bus slave. The SPI allows writing to and reading from the registers of the device. Figure 17. SPI read protocol adding blocks of 8 clock pulses to the previous one. bit0 :READ bit. The value is 1. bit1-7 :address AD(6:0). This is the address field of the indexed register. bit8-15 :data DO(7:0) (read mode). This is the data that is read from the device (MSb first). Figure 18. Multiple byte SPI read protocol (2-byte example)
7.3.1 SPI write in 3-wire mode
Figure 19. SPI write protocol adding blocks of 8 clock pulses to the previous one. bit0 :WRITE bit. The value is 0. bit1-7 :address AD(6:0). This is the address field of the indexed register. bit8-15 :data DI(7:0) (write mode). This is the data that is written in the device (MSb first). Figure 20. Multiple byte SPI write protocol (2-byte example)
7.3.2 SPI read in 3-wire mode
3-wire mode is entered by setting bit EN_SPI_READ to 1 (enables SPI read mode) in register IF_CTRL (0Eh). Figure 21. SPI read protocol in 3-wire mode bit0 :READ bit. The value is 1. bit1-7 : address AD(6:0). This is the address field of the indexed register. command is also available in 3-wire mode.
7.4 MIPI I3CSM slave interface
- CCC command
- Direct CCC communication (SET and GET)
- Broadcast CCC communication
- Private communications
- Private read and write for single byte
- Multiple read and write
- In-band interrupt request
- Slave reset pattern
- Group address
- Full range Vdd_IO support
- Asynchronous modes 0 and 1
- Synchronous mode
- Error detection and recovery methods (S0-S6) In order to disable the I3C block, I2C_I3C_DIS = 1 must be written in IF_CTRL (0Eh).
7.4.1 MIPI I3CSM CCC supported commands
The list of MIPI I3CSM CCC commands supported by the device is detailed in the following table. Table 18. MIPI I3CSM CCC commands
Command Command code Default Description GETPID 0x8D 0x08 0x00 0xB4 0x90 0x0B 0x02 0x08 0x00 0xB4 0x10 0x0B SDO = 0 GETBCR 0x8E 0x07 (1 byte) Bus characteristics register GETDCR 0x8F 0x62 default MIPI I3CSM device characteristics register GETSTATUS 0x90 0x00 0x00 (2 byte) Status register GETMXDS 0x94 0x08 0x60 Return maximum write and read speed GETCAPS 0x95 0x00 0x11 0x18 0x00 Provide information about device capabilities and supported extended features SETGRPA 0x9B Group address assignment command RSTGRPA 0x2C/0x9C Reset the group address RSTACT 0x9A/0x2A Configure slave reset action
7.5 Overview of anti-spike filter management
The device acts as a standard I²C target as long as it has an I²C static address. The device is capable of detecting and disabling the I²C anti-spike filter after detecting the broadcast address (7'h7E/W). In order to guarantee proper behavior of the device, the I3C master must emit the first START, 7'h7E/W at open-drain speed using I²C fast mode plus reference timing. After detecting the broadcast address, the device can receive the I3C dynamic address following the I3C push- pull timing. If the device is not assigned a dynamic address, then the device continues to operate as an I²C device with no anti-spike filter. For the case in which the host decides to keep the device as I²C with anti-spike filter, there is a configuration required to keep the anti-spike filter active. This configuration is done by writing the ASF_ON bit to 1 in the I3C_IF_CTRL (19h) register. This configuration forces the anti-spike filter to always be turned on instead of being managed by the communication on the bus. ILPS22QS Overview of anti-spike filter management DS13431 - Rev 3 page 31/57
8 Register mapping
The following table provides a quick overview of the 8-bit registers embedded in the device. Table 19. Registers address map Reserved registers must not be changed. Writing to those registers may cause permanent damage to the device. accessed and the content stored in those registers must not be changed. values. Their content is automatically restored when the device is powered up.
9 Register description
The device contains a set of registers which are used to control its behavior and to retrieve pressure and temperature data. The register address, made up of 7 bits, is used to identify them and to read/write the data through the serial interface.
9.1 INTERRUPT_CFG (0Bh)
Interrupt mode for pressure acquisition configuration (R/W) 7 6 5 4 3 2 1 0 AUTOREFP RESET_ARP AUTOZERO RESET_AZ - LIR PLE PHE AUTOREFP Enable AUTOREFP function. Default value: 0 (0: normal mode; 1: AUTOREFP enabled) RESET_ARP Reset AUTOREFP function. Default value: 0 (0: normal mode; 1: reset AUTOREFP function) AUTOZERO Enable AUTOZERO function. Default value: 0 (0: normal mode; 1: AUTOZERO enabled) RESET_AZ Reset AUTOZERO function. Default value: 0 (0: normal mode; 1: reset AUTOZERO function) LIR Latch interrupt request to the INT_SOURCE (24h) register. Default value: 0 (0: interrupt request not latched; 1: interrupt request latched) PLE Enable interrupt generation on pressure low event. Default value: 0 (0: disable interrupt request; 1: enable interrupt request on pressure value lower than preset threshold) PHE Enable interrupt generation on pressure high event. Default value: 0 (0: disable interrupt request; 1: enable interrupt request on pressure value higher than preset threshold) Referring to Figure 22. “Threshold-based” interrupt event, the ILPS22QS can be set by the user to support the interrupt function when P_DIFF_IN (defined below) is higher or lower than the threshold value stored in THS_P_L (0Ch) and THS_P_H (0Dh). It is enabled when either the PHE bit or PLE bit (or both bits) is set to 1. Then, the differential pressure can be compared to a user-defined threshold stored in the 15-bit THS_P (0Ch and 0Dh) registers. The threshold pressure value defined by the user is a 15-bit unsigned value in a 16-bit register composed of THS_P_L (0Ch) and THS_P_H (0Dh) The value is: THS_P (15-bit unsigned) = desired interrupt threshold (hPa) x 16 for full-scale mode 1 (up to 1260 hPa, FS_MODE bit set to 0 in CTRL_REG2 (11h)) THS_P (15-bit unsigned) = desired interrupt threshold (hPa) x 8 for full-scale mode 2 (up to 4060 hPa, FS_MODE bit set to 1 in CTRL_REG2 (11h)) The PHE and PLE bits in INTERRUPT_CFG (0Bh) enable the differential pressure interrupt generation on the positive or negative event respectively. The differential interrupt must be used with AUTOREFP or AUTOZERO mode. ILPS22QS Register description DS13431 - Rev 3 page 33/57
Figure 22. “Threshold-based” interrupt event with the difference between the measured pressure and REF_P.
- P_DIFF_IN = measured pressure - REF_P
- PRESS_OUT = measured pressure - REF_P After the first conversion, the AUTOZERO bit is automatically set back to 0. In order to return back to normal mode, the RESET_AZ bit in the INTERRUPT_CFG (0Bh) register has to be set to 1. This also resets the content of the REF_P registers to 0. AUTOREFP mode allows using the pressure differential for the generation of the interrupt keeping the output pressure registers PRESS_OUT (PRESS_OUT_XL (28h), PRESS_OUT_L (29h), PRESS_OUT_H (2Ah)) without comparing REF_P. If the AUTOREFP bit is set to 1, the measured output pressure is used as the reference in the register REF_P (REF_P_L (16h), REF_P_H (17h)) for interrupt generation with following:
- P_DIFF_IN = measured pressure - REF_P The output registers PRESS_OUT (28h, 29h and 2Ah) are not changed by REF_P and shows as follows.
- PRESS_OUT = measured pressure After the first conversion, the AUTOREFP bit is automatically set to 0. In order to return back to normal mode, the RESET_ARP bit has to be set to 1.
9.2 THS_P_L (0Ch)
This register contains the low part of threshold value for pressure interrupt generation. INTERRUPT_CFG (0Bh) has to be enabled.
9.3 THS_P_H (0Dh)
User-defined threshold value for pressure interrupt event (Most significant bits) (R/W) 7 6 5 4 3 2 1 0 - THS14 THS13 THS12 THS11 THS10 THS9 THS8 THS[14:8] This register contains the high part of threshold value for pressure interrupt generation. Refer to THS_P_L (0Ch). Default value: 00h
9.4 IF_CTRL (0Eh)
Interface control register (R/W) 7 6 5 4 3 2 1 0
0 I2C_I3C_DIS EN_SPI_READ SDA_PU_EN 0 0 CS_PU_DIS -
I2C_I3C_DIS Disable I²C and I3C digital interfaces. Default value: 0 (0: enable I²C and I3C digital interfaces; 1: disable I²C and I3C digital interfaces) EN_SPI_READ Enable SPI read mode. This bit must be set to 1 before using the 3-wire SPI interface. Default value: 0 (0: disable SPI read for 3-wire SPI; 1: enable SPI read for 3-wire SPI) SDA_PU_EN Enable pull-up on the SDA pin. Default value: 0 (0: SDA pin pull-up disconnected; 1: SDA pin with pull-up) CS_PU_DIS Disable pull-up on CS pin. Default value: 0 (0: CS pin with internal pull-up; 1: CS pin pull-up disconnected)
9.5 WHO_AM_I (0Fh)
THS_P_H (0Dh) DS13431 - Rev 3 page 35/57
9.6 CTRL_REG1 (10h)
0 ODR3 ODR2 ODR1 ODR0 AVG2 AVG1 AVG0
Table 20. Output data rate bit configurations
0000 Power-down / one-shot
Table 21. Averaging selection the AVG[2:0] bits are used to configure the resolution.
The following table summarizes the current consumption of all the ASIC resolution modes. Table 22. Power consumption for pressure acquisition Table 23. Power consumption for Qvar acquisition performance is indicated in the following table. Table 24. Noise performance of pressure
When the ODR bits are set to 0000, the device is in power-down mode. When the device is in power-down mode, almost all internal blocks of the device are switched off to minimize power consumption. The digital interface is still active to allow communication with the device. The content of the configuration registers is preserved and output data registers are not updated, therefore keeping the last data sampled in memory before going into power-down mode. If the ONESHOT bit in CTRL_REG2 (11h) is set to 1, one-shot mode is triggered and a new acquisition starts when it is required. Enabling this mode is possible only if the device was previously in power-down mode (ODR bits set to 0000). Once the acquisition is completed and the output registers updated, the device automatically enters in power-down mode. ONESHOT bit self-clears itself. When the ODR bits are set to a value different than 0000, the device is in continuous mode and automatically acquires a set of data (pressure and temperature) at the frequency selected through the ODR[3:0] bits. ILPS22QS CTRL_REG1 (10h) DS13431 - Rev 3 page 38/57
9.7 CTRL_REG2 (11h)
Control register 2 (R/W) 7 6 5 4 3 2 1 0 BOOT FS_MODE LFPF_CFG EN_LPFP BDU SWRESET - ONESHOT BOOT Reboots memory content. Default value: 0 (0: normal mode; 1: reboot memory content) FS_MODE Full-scale selection. Default value: 0 (0: mode 1, full scale up to 1260 hPa; 1: mode 2, full scale up to 4060 hPa) LFPF_CFG Low-pass filter configuration. Default value: 0 (0: ODR/4; 1: ODR/9) EN_LPFP Enables low-pass filter on pressure data. Default value: 1 (0: disable, 1: enable) BDU(1) Block data update. Default value: 0 (0: continuous update; 1: output registers not updated until MSB and LSB have been read) SWRESET Software reset. Default value: 0 (0: normal mode; 1: software reset). The bit is self-cleared when the reset is completed. ONESHOT Enables one-shot mode. Default value: 0 (0: idle mode; 1: a new dataset is acquired) 1. To guarantee the correct behavior of the BDU feature, PRESS_OUT_H (2Ah) must be the last address read. The BOOT bit is used to refresh the content of the internal registers stored in the nonvolatile memory block. At device power-up, the content of the nonvolatile memory block is transferred to the internal registers related to the trimming functions to allow correct behavior of the device itself. If for any reason the content of the trimming registers is modified, it is sufficient to use this bit to restore the correct values. When the BOOT bit is set to 1, the content of the internal nonvolatile memory is copied into the corresponding internal registers and is used to calibrate the device. These values are factory trimmed and they are different for every device. They allow the correct behavior of the device and normally they should not be changed. At the end of the boot process, the BOOT bit is set again to 0 by hardware. The BOOT bit takes effect immediately after it is set to 1. The ONESHOT bit is used to start a new conversion when the ODR[3:0] bits in CTRL_REG1 (10h) are set to 0000. Writing a 1 to ONESHOT triggers a single measurement of pressure and temperature. Once the measurement is done, the ONESHOT bit self-clears, the new data are available in the output registers, and the STATUS (27h) bits are updated. ILPS22QS CTRL_REG2 (11h) DS13431 - Rev 3 page 39/57
9.8 CTRL_REG3 (12h)
Control register 3 (R/W) 7 6 5 4 3 2 1 0 AH_QVAR_EN 0 AH_QVAR_ P_AUTO_EN 0 0 0 0 IF_ADD_INC AH_QVAR_EN Enables AH (analog hub) / Qvar functions. Default value: 0 (0: disable; 1: enable) AH_QVAR_P_AUTO_EN Enables AH/Qvar and pressure hardware interleaved mode. Default value: 0 (0: disable; 1: enable) IF_ADD_INC Register address automatically incremented during a multiple byte access with a serial interface (I²C or SPI). Default value: 1 (0: disable, 1: enable) The AH_QVAR_EN bit enables the AH (analog hub) and Qvar functions. The network of external connections and electrodes must be designed in the final application if these functions need to be enabled. Refer to Figure 15. AH (analog hub) / Qvar external connections to pin 5, pin 7. The AH_QVAR_P_AUTO_EN bit enables the interleaved hardware mode in which the device alternately generates pressure data and AH / Qvar data. Before enabling this mode, the device must be configured in power-down mode and the AH_QVAR_EN bit must be set to 0. This mode applies to both continuous and one-shot mode. The least significant bit of the output data registers is set to 0 for pressure data and to 1 for AH/Qvar data. The IF_ADD_INC bit enables the address to be automatically incremented during a multiple byte access with a serial interface (SPI or I²C). ILPS22QS CTRL_REG3 (12h) DS13431 - Rev 3 page 40/57
9.9 FIFO_CTRL (14h)
Table 25. FIFO mode selection equal to the watermark level (set using the WTM[6:0] bits in FIFO_WTM (15h)) then FIFO is full. The TRIG_MODES bit enables the triggered FIFO modes. The F_MODE[1:0] bits select one of the FIFO modes, as described in Table 25. and FIFO_DATA_OUT_PRESS_H (7Ah). Both single read and multiple read operations can be used.
9.10 FIFO_WTM (15h)
FIFO threshold setting register (R/W) 7 6 5 4 3 2 1 0
0 WTM6 WTM5 WTM4 WTM3 WTM2 WTM1 WTM0
WTM[6:0] FIFO threshold. Watermark level setting. Default value: 0000000
9.11 REF_P_L (16h)
Reference pressure LSB data (R) 7 6 5 4 3 2 1 0 REFP7 REFP6 REFP5 REFP4 REFP3 REFP2 REFP1 REFP0 REFP[7:0] Thisregister contains the low part of the reference pressure value. Default value: 00000000 The reference pressure value is 16-bit data and it is composed of REF_P_H (17h) and REF_P_L (16h). The value is expressed as two’s complement. The reference pressure value is stored and used when the AUTOZERO or AUTOREFP function is enabled. Refer to the INTERRUPT_CFG (0Bh) register description.
9.12 REF_P_H (17h)
Reference pressure MSB data (R) 7 6 5 4 3 2 1 0 REFP15 REFP14 REFP13 REFP12 REFP11 REFP10 REFP9 REFP8 REFP[15:8] This register contains the high part of the reference pressure value. Default value: 00000000 ILPS22QS FIFO_WTM (15h) DS13431 - Rev 3 page 42/57
9.13 I3C_IF_CTRL (19h)
These bits are used to select the bus available time when I3C IBI is used.
9.14 RPDS_L (1Ah)
This register contains the low part of the pressure offset value. The pressure offset value is 16-bit data that can be used to implement one-point calibration (OPC) after soldering. This value is composed of RPDS_H (1Bh) and RPDS_L (1Ah). The value is expressed as two's complement. Figure 23. One-point calibration
9.15 RPDS_H (1Bh)
Pressure offset (MSB data) 7 6 5 4 3 2 1 0 RPDS15 RPDS14 RPDS13 RPDS12 RPDS11 RPDS10 RPDS9 RPDS8 RPDS[15:8] This register contains the high part of the pressure offset value. Default value: 00000000
9.16 INT_SOURCE (24h)
Interrupt source (read only) register for differential pressure. A read at this address clears the INT_SOURCE register itself. 7 6 5 4 3 2 1 0 BOOT_ON 0 0 0 0 IA PL PH BOOT_ON Indication that Boot (reboot) phase is running. (0: boot phase not running; 1: boot phase is running) IA Interrupt active. (0: no interrupt has been generated; 1: one or more interrupt events have been generated). PL Differential pressure Low. (0: no interrupt has been generated; 1: low differential pressure event has occurred). PH Differential pressure High. (0: no interrupt has been generated; 1: high differential pressure event has occurred).
9.17 FIFO_STATUS1 (25h)
FIFO status register (read only) 7 6 5 4 3 2 1 0 FSS7 FSS6 FSS5 FSS4 FSS3 FSS2 FSS1 FSS0 FSS[7:0] FIFO stored data level, number of unread samples stored in FIFO. (00000000: FIFO empty; 10000000: FIFO full, 128 unread samples) ILPS22QS RPDS_H (1Bh) DS13431 - Rev 3 page 44/57
9.18 FIFO_STATUS2 (26h)
FIFO status register (read only) 7 6 5 4 3 2 1 0 FIFO_WTM_IA FIFO_OVR_IA FIFO_FULL_IA - - - - - FIFO_WTM_IA FIFO threshold (watermark) status. Default value: 0 (0: FIFO filling is lower than treshold level; 1: FIFO filling is equal or higher than treshold level). FIFO_OVR_IA FIFO overrun status. Default value: 0 (0: FIFO is not completely full; 1: FIFO is full and at least one sample in the FIFO has been overwritten). FIFO_FULL_IA FIFO full status. Default value: 0 (0: FIFO is not completely filled; 1: FIFO is completely filled, no samples overwritten)
9.19 STATUS (27h)
Status register (read only) 7 6 5 4 3 2 1 0 - - T_OR P_OR - - T_DA P_DA T_OR Temperature data overrun. (0: no overrun has occurred; 1: a new data for temperature has overwritten the previous data) P_OR Pressure data overrun. (0: no overrun has occurred; 1: new data for pressure has overwritten the previous data) T_DA Temperature data available. (0: new data for temperature is not yet available; 1: a new temperature data is generated) P_DA Pressure data available. (0: new data for pressure is not yet available; 1: a new pressure data is generated) This register is updated every ODR cycle. ILPS22QS FIFO_STATUS2 (26h) DS13431 - Rev 3 page 45/57
9.20 PRESS_OUT_XL (28h)
Either pressure output or AH/Qvar output value LSB data (read only) 7 6 5 4 3 2 1 0 POUT7 POUT6 POUT5 POUT4 POUT3 POUT2 POUT1 POUT0 POUT[7:0] This register contains the low part of the pressure or AH/Qvar output value. The pressure output value is a 24-bit data that contains the measured pressure. It is composed of PRESS_OUT_H (2Ah), PRESS_OUT_L (29h), and PRESS_OUT_XL (28h). The value is expressed as two's complement. The output pressure register PRESS_OUT is provided as the difference between the measured pressure and the content of the register RPDS (1Ah, 1Bh). Refer to Section 4.4 Interpreting pressure readings for additional information.
9.21 PRESS_OUT_L (29h)
Either pressure output or AH/Qvar output value middle data (read only) 7 6 5 4 3 2 1 0 POUT15 POUT14 POUT13 POUT12 POUT11 POUT10 POUT9 POUT8 POUT[15:8] This register contains the mid part of the pressure or AH/Qvar output value. Refer to PRESS_OUT_XL (28h).
9.22 PRESS_OUT_H (2Ah)
Either pressure output or AH/Qvar output value MSB data (read only) 7 6 5 4 3 2 1 0 POUT23 POUT22 POUT21 POUT20 POUT19 POUT18 POUT17 POUT16 POUT[23:16] This register contains the high part of the pressure or AH/Qvar output value. Refer to PRESS_OUT_XL (28h).
9.23 TEMP_OUT_L (2Bh)
Temperature output value LSB data (read only) 7 6 5 4 3 2 1 0 TOUT7 TOUT6 TOUT5 TOUT4 TOUT3 TOUT2 TOUT1 TOUT0 TOUT[7:0] This register contains the low part of the temperature output value. The temperature output value is 16-bit data that contains the measured temperature. It is composed of TEMP_OUT_H (2Ch), and TEMP_OUT_L (2Bh). The value is expressed as two's complement. This register contains the temperature value and the resolution is: 1LSB = 0.01 °C. ILPS22QS PRESS_OUT_XL (28h) DS13431 - Rev 3 page 46/57
9.24 TEMP_OUT_H (2Ch)
Temperature output value MSB data (read only) 7 6 5 4 3 2 1 0 TOUT15 TOUT14 TOUT13 TOUT12 TOUT11 TOUT10 TOUT9 TOUT8 TOUT[15:8] Thisregister contains the high part of the temperature output value.
9.25 FIFO_DATA_OUT_PRESS_XL (78h)
Either FIFO pressure or AH/Qvar output LSB data (read only) 7 6 5 4 3 2 1 0 FIFO_P7 FIFO_P6 FIFO_P5 FIFO_P4 FIFO_P3 FIFO_P2 FIFO_P1 FIFO_P0 FIFO_P[7:0] Pressure or AH/Qvar LSB data in FIFO buffer
9.26 FIFO_DATA_OUT_PRESS_L (79h)
Either FIFO pressure or AH/Qvar output middle data (read only) 7 6 5 4 3 2 1 0 FIFO_P15 FIFO_P14 FIFO_P13 FIFO_P12 FIFO_P11 FIFO_P10 FIFO_P9 FIFO_P8 FIFO_P[15:8] Pressure or AH/Qvar middle data in FIFO buffer
9.27 FIFO_DATA_OUT_PRESS_H (7Ah)
Either FIFO pressure or AH/Qvar output MSB data (read only) 7 6 5 4 3 2 1 0 FIFO_P23 FIFO_P22 FIFO_P21 FIFO_P20 FIFO_P19 FIFO_P18 FIFO_P17 FIFO_P16 FIFO_P[23:16] Pressure or AH/Qvar MSB data in FIFO buffer ILPS22QS TEMP_OUT_H (2Ch) DS13431 - Rev 3 page 47/57
In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.
10.1 HLGA-10L package information
L W Pin 1 H 0.5 2x (0.1) 2x (0.1) Sensing area 0.5 Pin 1 (10x) 0.25 ±0.05 (10x) 0.275 ±0.05 A B C
0.15 C A B
0.05 C 0.31 0.24 0.91 0.91 Dimensions are in millimeter unless otherwise speci fied General Tolerance is +/-0.1mm unless otherwise spec ified OUTER DIMENSIONS ITEM DIMENSION [mm] TOLERANCE [mm] 1.0± 2 ]L[ htgneL 1.0± 2 ]W[ htdiW / xam 8.0 ]H[ thgieH DM00386636_1 ILPS22QS
Package information
DS13431 - Rev 3 page 48/57
10.2 HLGA-10L packing information
Figure 25. Carrier tape information for HLGA-10L package
1.00 MIN
4.00 SEE NOTE 1
10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE ±0.21. POCKET POSITION RELATIVE TO SPROCKET HOLE MEASURED AS TRUE POSITION OF POCKET, NOT 2. Ao AND Bo ARE MEASURED ON A PLANE AT A DISTANCE "R" ABOVE THE BOTTOM OF THE POCKET.3. Figure 26. HLGA-10L package orientation in carrier tape
Figure 27. Reel information for carrier tape of HLGA-10L package Table 26. Reel dimensions for carrier tape of HLGA-10L package
Revision history
Table 27. Document revision history
Contents
DS13431 - Rev 3 page 53/57
IMPORTANT NOTICE – READ CAREFULLY STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment. Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’ products. No license, express or implied, to any intellectual property right is granted by ST herein. Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product. ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners. Information in this document supersedes and replaces information previously supplied in any prior versions of this document. © 2022 STMicroelectronics – All rights reserved ILPS22QS DS13431 - Rev 3 page 57/57