HR2000 MPS | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 20
Technical content
Fluorescent Lamp HB Driver with PFC HR2000 Rev. 1.0 www.MonolithicPower.com 1 2/20/2013 MPS Proprietary Information. Patent Prote cted. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved. /K54/K68/K65/K20/K46/K75/K74/K75/K72/K65/K20/K6F/K66/K20/K41/K6E/K61/K6C/K6F/K67/K20/K49/K43/K20 /K54 /K65/K63/K68/K6E/K6F/K6C/K6F/K67/K79
DESCRIPTION
The HR2000 is a fluorescent lamp ballast controller with PFC function and high voltage half6bridge driver. Only 16pin is used to offer cost effective solutions with minimized external components. The HR2000 can properly drive the two MOSFETs of half6bridge to control fluorescent lamp, ensuring all the features at the same time. The operating frequency is programmable and the sweeping frequency is controlled to limit the preheat current. The preheat time and ignition time can be smartly set up for types of lamps and applications. Sufficient protection functions are provided for different fault modes such as over voltage, over current, over temperature, capacitive mode, end of life (EOL). Preheat driving signal is offered in preheat state to meet low power loss application which usually needs a MOSFET to cut off filament transformer. The PFC part only uses 4 pins to realize PFC function with On6time (Ton) control at boundary conduction mode (BCM). It is suitable for wide input range. Over voltage protection and over current protection are integrated for the PFC part. The HR2000 is available in the 166pin SOIC16 package.
FEATURES
- Only four pins realize PFC function.
- Ton control.
- Boundary Conduction Mode operation.
- Less peripheral components.
- Over voltage and over current protection. HALF-BRIDGE PART
- 600V bootstrap half6bridge driver.
- Programmable preheat current.
- Programmable preheat time.
- Programmable ignition time.
- Single ignition attempt.
- Over voltage protection.
- Over current protection.
- End6Of6Life protection
- Capacitive mode protection.
- Minimized external components.
- Over temperature protection
APPLICATIONS
- Tube fluorescent lamp ballast
- Compact fluorescent lamp ballast All MPS parts are lead 6free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assu rance. “MPS” and “The Future of Analog IC Technology” are Registered Trad emarks of Monolithic Power Systems, Inc.
HR2000 — FLUORESCENT LAMP HB DRIVER WITH PFC HR2000 Rev. 1.0 www.MonolithicPower.com 2 2/20/2013 MPS Proprietary Information. Patent Prote cted. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved. TYPICAL APPLICATION 8 9 ZCD OVC CT FC CP/EOL REF Pre/FT BST SW UG CS LG VCC GND GATE D101 D105 D106 Q101 C102 Q201 Q202 L201 C205 C206 C207 R202 C209 C211 R101 R105 R106 R107 R204 R205 R203 R208 R209 R206 HR2000 D102 D104 D103 C101 T101 C103 D107 R102 R103 R104 R108 R109 R110 C104 C201 C202 C203 R201 C208 C210 C212 C213 R207 D201 D202 Z201 Lamp Mains VO C204 R111 D203 Figure 1
HR2000 — FLUORESCENT LAMP HB DRIVER WITH PFC HR2000 Rev. 1.0 www.MonolithicPower.com 3 2/20/2013 MPS Proprietary Information. Patent Prote cted. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved.
ORDERING INFORMATION
Part Number* Package Top Marking HR2000GS SOIC16 HR2000 * For Tape & Reel, add suffix –Z (e.g. HR2000GS–Z). PACKAGE REFERENCE HR2000 SOIC16 PACKAGE (TOP VIEW) CT FC CP/EOL REF OVC Pre/FT VO ZCD GATE GND VCC LG CS BST SW UG
HR2000 — FLUORESCENT LAMP HB DRIVER WITH PFC HR2000 Rev. 1.0 www.MonolithicPower.com 4 2/20/2013 MPS Proprietary Information. Patent Prote cted. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved. LIMITING VALUE (1) Condition Symbol Min. Max. Unit A High side floating supply voltage Operation Vbst 6 30 V B Voltage at SW Vsw 63 630 V C Voltage at pin CS Note7 Vcs 60.5 V BE V D Current in pin CS t<1.0 µs, note4 Ics 610 10 mA E Voltage at pin UG Note7 V UG Vsw6V BE V BST V F Voltage at pin LG Note7 V LG 6V BE Vvcc V G Low voltage supply t<0.5s over lifetime Vvcc 0 15 V H Low voltage supply Vvcc 0 14 V I Clamp current in pin VCC In fault state Ivcc 5 m A I Voltage at pin ZCD Vzcd 67 7 V J Voltage at pin OVC V OVC 0 5 V K Current in pin VO Vvcc=0 to Vvccmax Ivo 0 200 µA L Current in pin CT Vvcc=0 to Vvccmax I CT 0 200 µA M Current in pin CP/EOL Vvcc=0 to Vvccmax Note9 I EOL 61 1 mA N Slew rate at pins SW,HG and BST With respect to ground SR 64 4 V/ns O Junction temperature Tj 150 °C P Ambient temperature Tamb 640 125 °C Q Storage temperature Tstg 655 150 °C R HBM electrostatic handling voltage SW,HG,BST,VCC and LG VO, OVC, CT, FC, CP/EOL, REF, Pre/FT, CS, ZCD, GATE Note5 Vesd(HBM) 2000 V V S MM electrostatic handling voltage Pins Pre/FT Note6 Vesd(MM) 150 V Pins VO, OVC, CT, FC, CP/EOL, REF, CS, ZCD, GATE, SW,HG,BST,VCC and LG 200 V T Charge coupling at pins REF and CT Operating Qcoupl 68 8 pC U Reference resistor R REF 36 91 kΩ Recommended Operating Conditions (3) Operating Junction Temp (T J) . 640°C to + 125°C Thermal Resistance (4) θJA θJC Notes: 1) Exceeding these ratings may damage the device. 2) The maximum allowable power dissipation is a fun ction of the maximum junction temperature T J(MAX), the junction6to6 ambient thermal resistance θ JA , and the ambient temperature TA. The maximum allowable continuous power dissipatio n at any ambient temperature is calculated by D(MAX)=(T J(MAX)6 TA)/ θ JA . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regul ator will go into thermal shutdown. Internal thermal shutdown ci rcuitry protects the device from permanent damage. 3) The device is not guaranteed to function outside of its operating conditions. 4) Measured on JESD5167, 46layer PCB 5) In accordance with the Human Mody Model (HBM), i .e. equivalent to discharging a 100pF capacitor through a 1.5kΩ series resistor 6) In accordance with the Mancine Model (MM), i.e. equivalent to discharging a 200pF capacitor through a 10Ω series resistor and a 0.75µH inductor. 7) At Tamb=25°C the typical V BE IS 0.7V. 8) At negative CS currents (typ<65mA) the capacitiv e mode protection can be triggered. 9) When EOL detection is enabled
HR2000 — FLUORESCENT LAMP HB DRIVER WITH PFC HR2000 Rev. 1.0 www.MonolithicPower.com 5 2/20/2013 MPS Proprietary Information. Patent Prote cted. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved. ELECTRICAL CHARACTERICS Ta=25 OC; Vvcc=13.0V; C CT =100pF; RREF =51kohm; C CP/EOL =100n, C FC =100nF; all voltage referenced to ground; unless otherwise specified. No Condition Symbol MIN. TYP. MAX. UNIT High voltage supply
1.0 Leakage current high voltage
SW,HG,BST=630V, Vvcc=0 I Leak 15 µA Start -up state 2.0 Start of oscillation VCC(start) 11.2 12 12.8 V 2.1 Stop of oscillation VCC(low) 7.7 8.2 8.7 V
2.2 Non6oscillating current Vvcc=11V;note2 Ivcc(non osc) 230 285 340 µA
2.3 Clamp voltage VCC At 5mA non6
oscillating VCC(clamp) 14.5 16 17 V 2.4 Reset voltage Note8 VCC(reset) 4.5 5.5 6.5 V Preheat State
3.0 Starting frequency VFC=0, note1 Fstart 96 102 1 08 kHz
3.1 Preheat time CCP=100nF Tph 540 620 700 ms
3.2 Charge current at CP/EOL pin Vcpeol=1.0V, note1 0 I CP (charge) 6.0 µA 3,3 Discharge current at CP/EOL pin Vcpeol=3.5V, note10 I CP (disch) 6.0 µA
3.4 Peak voltage difference at
CP/EOL pin When timing ∆Cc PEOL (pk) 2.25 V 3.5 CP comparator level low V CP (min) 1.15 1.25 V
3.6 Control voltage at CS pin Note3 Vcs(pre) 375 41 0 445 mV
3.7 Maximum voltage at Pre/FT
4.0 Ignition time CCP=100n Tig 500 600 700 ms
4.1 Saturation current detection
level At ICS(ig)=0.1mA Vcs(clamp) 0.75 V 4.2 over current feedback gain Note4 koc 0.9 1 1.1 A/A
4.3 Pre/FT pin reset level
After preheat, Pre/FT will be dropped to this level. Then detecting the voltage at Pre/FT is active. Vfault(reset2) 150 200 250 mV Burn State 5.0 Bottom frequency Note1 f B 42 43.5 45 kHz 5.1 Non6overlap time T NO 0.85 1.20 1.55 µs 5.2 Symmetry half6bridge Note1,7 SYM f B 0.9 1.0 1.1 5.3 Symmetry non6overlap time Note 9 SYM T NO 1.0 5.4 Total supply current Notes 1,5 Itot 1.7 2.5 mA 5.5 Charge current at FC pin VFC=1.5V I FC (ch) 43 50 57 µA 5.6 Discharge current at FC pin VFC=1.5V I FC (disch) 84 100 116 µA 5.7 FC transconductance VFC=1.5V ∆I CT /∆VFC 10 µA/V
5.8 Capacitive mode control
voltage Note6 Vcs(cap) 632 614 0 mV 5.9 Reference voltage Vref 2.425 2.500 2.575 V 5.10 On voltage at pin UG |IUG|=1mA VUG(on) 12.96 V
5.11 Off voltage at pin UG |IUG|=1mA VUG(off) 16 mV
5.12 On voltage at pin LG |ILG|=1mA VLG(on) 12.96 V
HR2000 — FLUORESCENT LAMP HB DRIVER WITH PFC HR2000 Rev. 1.0 www.MonolithicPower.com 6 2/20/2013 MPS Proprietary Information. Patent Prote cted. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved. ELECTRICAL CHARACTERICS (continued) Ta=25 OC; Vvcc=13.0V; C CT =100pF; RREF =51kohm; C CP/EOL =100n, C FC =100nF; all voltage referenced to ground; unless otherwise specified. No Condition Symbol MIN. TYP. MAX. UNIT
5.13 Off voltage at pin LG |ILG|=1mA VLG(off) 16 mV
5.14 Up side driver on resistance RUG(on) 33 Ω
5.15 Up side driver off resistance RUG(off) 16 Ω
5.16 Low side driver on resistance RLG(on) 33 Ω
5.17 Low side driver off resistance RLG(off) 16 Ω
5.18 Voltage drop at bootstrap
current Vdrop 1.7 V 5.19 On resistance of the discharge switch at CP/EOL pin Rcp(disch) 14 kΩ
5.20 On resistance connected
Pre/FT pin and VCC pin Rpre 16 kΩ Fault and End of Life 6.0 Fault reference level Vfault(ref) 1.22 V 6.1 Fault reset level Note8 Vfault(reset1) 0.9 V 6.2 Fault charge current source V PreFT =0.75V Ifault(ch) 3.2 µA 6.3 Fault discharge current V PreFT =0.75V Ifault(disch) 0.62 µA
6.4 On resistance discharge
PreFT =0.5V Rfault(disch) 16 kΩ 6.5 High level EOL comparator Veol(high) 2.9 3.0 3 .1 V 6.6 Low level EOL comparator Veol(low) 1.9 2.0 2.1 V Power Factor Control
7.0 Output voltage reference
current Vvo=3.0V Ivo(ref) 97 102 107 µA 7.1 OVC reference level Vovc(ref) 1.22 1.27 1.32 V
7.2 Delay OVC comparator Tovc 100 ns
7.3 VO offset voltage Vvo(low) 0.72 V 7.4 VO dynamic range ∆Vvo 3.1 V
7.5 Maximum on time Vvo=Vvo(low) Ton(max) 20 µs
7.6 ZCD reference Vzcdref 2 V
7.7 Duration off pulse Toff 1.4 µs
7.8 OVC low voltage Vovc(low) 94 mV
7.9 VO low reference Ivo(low) 80 90 100 µA
7.10 Off6voltage PFC Vvo(off) 3.8 V 7.11 Active VO clamp voltage Ivo=200µA Vvo(clamp) 6.2 V
7.12 Passive VO clamp voltage Ivo=200µA,
Vvcc=0V Vvo(pas) 3.5 V
7.13 Gate pull down resistance R gate_pull_down 14 Ω
1) Excluding situations where the over current prot ection is active. 2) The non oscillation current is specified in a te mperature range of 0 to 100 0C. For Tj < 0 0C and Tj > 100 0C the m aximum start6up current is 350 mA. 3) Data sampling of VCS(ph) is performed at the end of conduction of T2. 4) Gain is defined as ICT/ICS with VCS>VCS(clamp). 5) Total supply current is specified in a Tj temper ature range of 6 20 0C to 125 0C at fB, excluding gate drive charge. 6) Data sampling of VCS(cap) is performed at the st art of 7) conduction of T2. 8) The symmetry SYM fB is calculated from the quoti ent SYM fB = T1tot/T2tot, with T1tot the time between turn6off of G2 and the turn6off of G1, and T2tot the time between turn 6off of G1 and the turn6off of G2. 9) Not measured, guaranteed by design. 10) The symmetry SYM TNO is defined as the ratio be tween deadtime1 and deadtime2. Deadtime1 is the time betw een turning off G1 and turning on G2. Deadtime2 is the time between turning off G2 and turning on G1. 11) Preheat & ignition states.
HR2000 — FLUORESCENT LAMP HB DRIVER WITH PFC HR2000 Rev. 1.0 www.MonolithicPower.com 7 2/20/2013 MPS Proprietary Information. Patent Prote cted. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved. TYPICAL CHARACTERISTICS 0. 1 0. 2 0. 3 0. 4 0. 5 0. 6 0. 7 0. 8 0. 9 -50 0 50 100 1505. 50 5. 55 5. 60 5. 65 5. 70 5. 75 5. 80 5. 85 408.5 409.0 409.5 410.0 410.5 411.0 411.5 412.0 412.5 5.85 5.90 5.95 6.00 6.05 6.10 6.15 6.20 6.25 100 120 100 150 200 250 300 350 400 8. 14 8. 16 8. 18 8. 20 8. 22 8. 24 8. 26 8. 28 8. 30 11. 70 11. 75 11. 80 11. 85 11. 90 11. 95 12. 00 12. 05 12. 10 12. 15 -50-30-10 10 30 50 70 90110130 -50-30-10 10 30 50 70 90110130 -10-50-30 10 30 50 70 90110130 -50-30-10 10 30 50 70 90110130 -50-30-10 10 30 50 70 90110130 -50-30-10 10 30 50 70 90110130 -50-30-10 10 30 50 70 90110130 42. 6 42. 8 43. 2 43. 4 43. 6 43. 8 -50 0 50 100 150
HR2000 — FLUORESCENT LAMP HB DRIVER WITH PFC HR2000 Rev. 1.0 www.MonolithicPower.com 8 2/20/2013 MPS Proprietary Information. Patent Prote cted. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved. TYPICAL CHARACTERISTICS (continued) FC Transconductance vs. Temperature VREF vs. Temperature Voltage Drop at Bootstrap Switch vs. Temperature Fault Reference Level vs. Temperature CS Capacitive Mode Detection Threshold vs. Temperature OVC Reference Voltage vs. Temperature Gate Maximum on Time vs. Temperature Output Voltage Reference Current vs. Temperature Non-overlap Time vs. Temperature 1. 090 1. 100 1. 110 1. 120 1. 130 1. 140 1. 150 1. 160 1. 170 1. 180 1. 190 1. 200 -50-30-10 10 30 50 70 90110130 0. 000 2. 000 4. 000 6. 000 8. 000 10. 000 12. 000 14. 000 -50-30-10 10 30 50 70 90 110130 2. 475 2. 480 2. 485 2. 490 2. 495 2. 500 -50-30-10 10 30 50 70 90 110130 -25. 000 -20. 000 -15. 000 -10. 000 -5. 000 0. 000 -50-30-10 10 30 50 70 90110130 0. 000 0. 500 1. 000 1. 500 2. 000 2. 500 3. 000 -50-30-10 10 30 50 70 90 110130 1. 215 1. 216 1. 217 1. 218 1. 219 1. 220 1. 221 1. 222 -50-30-10 10 30 50 70 90 110130 101. 200 101. 400 101. 600 101. 800 102. 000 102. 200 102. 400 -50-30-10 10 30 50 70 90110130 1. 224 1. 225 1. 226 1. 227 1. 228 1. 229 1. 230 1. 231 1. 232 -50-30-10 10 30 50 70 90 110130 26. 95 27. 05 27. 1 27. 15 27. 2 27. 25 27. 3 27. 35 27. 4 -50 0 50 100 150
HR2000 — FLUORESCENT LAMP HB DRIVER WITH PFC HR2000 Rev. 1.0 www.MonolithicPower.com 9 2/20/2013 MPS Proprietary Information. Patent Prote cted. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved. TYPICAL CHARACTERISTICS (continued) VOUT Low Reference Current vs. Temperature Duration Off Time vs. Temperature 0. 000 0. 200 0. 400 0. 600 0. 800 1. 000 1. 200 1. 400 1. 600 1. 800 -50-30-10 10 30 50 70 90110130 88. 500 89. 000 89. 500 90. 000 90. 500 91. 000 91. 500 92. 000 -50-30-10 10 30 50 70 90110130
HR2000 — FLUORESCENT LAMP HB DRIVER WITH PFC HR2000 Rev. 1.0 www.MonolithicPower.com 10 2/20/2013 MPS Proprietary Information. Patent Prote cted. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved. TYPICAL PERFORMANCE CHARACTERISTICS (continued) Performance waveforms are tested on the evaluation board of the Application Example. VIN = 220VAC, 18W FL load, C CT =100pF, R REF =51kohm, C CP/EOL =100n, C FC =33nF, T A = 25°C, unless otherwise noted. VGATE 10V/di v. VPFC_OU T 100V/di v. VIN 100V/di v. IIN 200mA/di v. VGATE 10V/di v. VVO 2V/di v. VPFC_OU T 100V/di v. IL 200mA/di v. VGATE 10V/di v. VOVC 500mV/di v. VSENSE 1V/di v. IL 200mA/di v. VLG 10V/di v. VCC 10V/di v. VPFC_OU T 100V/di v. ILAMP 500mA/di v. VLAMP 100V/di v. VFC 2V/di v. VPRE/FT 10V/di v. IPREHE AT 1A/di v. VLAMP 100V/di v. VCS 500mV/di v. VLG 10V/di v.ILAMP 1A/di v. VLG 10V/di v. VBUS 200V/di v. VCC 10V/di v. ILAMP 500mA/di v. VLG 10V/di v. VLAMP 400V/di v. VPRE/FT 5V/di v. VCP/EOL 2V/di v. VLG 10V/di v. VCS 500mV/di v. VPRE/FT 5V/di v. VLAMP 200V/di v.
HR2000 — FLUORESCENT LAMP HB DRIVER WITH PFC HR2000 Rev. 1.0 www.MonolithicPower.com 11 2/20/2013 MPS Proprietary Information. Patent Prote cted. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved. TYPICAL PERFORMANCE CHARACTERISTICS (continued) Performance waveforms are tested on the evaluation board of the Application Example. VIN = 220VAC, 18W FL load, C CT =100pF, R REF =51kohm, C CP/EOL =100n, CFC =33nF, T A = 25°C, unless otherwise noted. VLG 10V/di v. VLAMP 500V/di v. VFT 10V/di v. VCS 1V/di v. Open Lamp Protection VLG 10V/di v. VCS 500mV/di v. VLAMP 200V/di v. ISHO RT 1A/di v. Short Lamp and Recover
HR2000 — FLUORESCENT LAMP HB DRIVER WITH PFC HR2000 Rev. 1.0 www.MonolithicPower.com 12 2/20/2013 MPS Proprietary Information. Patent Prote cted. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved. PIN FUNCTIONS Pin # Name Description 1 VO PFC output control pin. Connect a resistor from this pin to the PFC output to set the PFC output voltage. Connect a capacitor (or a R6C6C net work) from this pin to G ND for the compensation of the PFC regulation loop. 2 ZCD PFC inductor zero current detection pin. 3 OVC PFC over voltage/current protection pin. 4 CT Frequency setting capacitor pin. C onnect a capacitor from this pin to GND to set the frequency. 5 FC Frequency control pin. It is voltage controlle d oscillator (VCO) pin for controlling half bridge frequency. 6 CP/EOL Preheat/ignition timing pin and EOL detect or. A capacitor from this pin to GND sets the preheat time and ignition time. Before half6bridge works, it is discharged internally to GND. In the preheat state and ignition state, a triangle waveform is generated on this pin and used as a timer. The voltage of the blocking capacitor is sensed to this pin to indicate the EOL condition. After preheat and ignition state, the voltage at th is pin is internally discharged to the middle of the EOL window comparator’s reference, and then the lamp’s EOL information is under monitoring. If EOL condition is confirmed, an inter nal current source charges the Pre/FT pin’s capacitor. 7 REF Internal reference current setting resistor p in. Connect a resistor from this pin to GND to set the frequency.
8 Pre/FT In the preheat state, this pin outputs a h igh level voltage to drive the external preheating
MOSFET. After this period, it is discharged to Vfau lt (reset2). Then it is used as a fault timer to stop IC at fault condition. At fault condition, an internal current source charg es up this pin, and when its voltage hits the fault reference threshold, IC latches up. Connect a capacitor on this pin to set the fault timer. 9 BST Bootstrap voltage supply for half bridge leve l shifter. Connect a capacitor (usually 10nF to 100nF) between this pin and SW pin. 10 UG Half bridge up side MOSFET driver. 11 SW Half bridge floating middle point. 12 CS Half bridge current sensor. 13 LG Half bridge low side MOSFET driver. 14 VCC Supply voltage of the IC.
15 GND Ground
16 GATE PFC GATE driver pin.
HR2000 — FLUORESCENT LAMP HB DRIVER WITH PFC HR2000 Rev. 1.0 www.MonolithicPower.com 13 2/20/2013 MPS Proprietary Information. Patent Prote cted. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved. Figure 2— Block Diagram
HR2000 — FLUORESCENT LAMP HB DRIVER WITH PFC HR2000 Rev. 1.0 www.MonolithicPower.com 14 2/20/2013 MPS Proprietary Information. Patent Prote cted. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved. FUNCTIONAL DESCRIPTION HR2000 includes Half6bridge part and PFC part. Half-bridge part In the typical application, the half6bridge can be defined to two basic states: Oscillating state and None6oscillating state. Non oscillating state: In non6oscillating state, IC stops to work. There are 4 sub6states: /circle6 Start up state; /circle6 Fault state; /circle6 VCC under voltage state; /circle6 Over temperature protection (OTP) state Start-up state When Vcc<Vcc(reset), HR2000 will get into Start6 up state. Initially, the IC can be supplied from the outside resistor such as R207 in Figure1. All internal circuit is reset in this state. In this state, CP/EOL, Pre/FT, FC pin are discharged by the internal switches. Fault state There are two conditions resulting in Fault state. The first one is before Vvcc>Vvcc(reset), if VPreFT>Vfault(reset), then IC will not start up. The second one is after Pre/FT pin’s detection function is active in all oscillating sub6states, HR2000 will get into Fault state if Pre/FT pin voltage VPreFT>Vfault(ref) & low side drive is high. The following items will affect Pre/FT pin in oscillation state. The voltage detected by the sample circuit such as C211, C212, C213, D202, R204, R205 in Fig1. In EOL protection and Capacitive Mode protection, a current source Ifault(ch) will charge the capacitor at this pin such as C213 in Fig1. In PFC VO6low state a current source Ifault(disch) will discharge C213. Before Vvcc>Vvcc(reset), this pin will be detected. If VPreFT>Vfault(reset), IC will not start up. VCC under voltage state There is a hysteresis for Vcc detection. When power on, HR2000 begin’s to work after Vvcc>Vvcc(start). If Vvcc<Vvcc(low) & low side drive is high in oscillation state, the device will get into VCC under voltage state. OTP state The temperature is monitor by IC internal circuit. If detected temperature is higher than Thigh, then IC will get into non6oscillation state. When temperature is lower than Tlow, the oscillation is enabled again. Oscillating State After start6up state, once the VCC pin gets to the level VCC(start), IC begins to work. In oscillating state, there are 3 sub6states: /circle6 Preheat state; /circle6 Ignition state; /circle6 Burn state; Half-bridge oscillator The oscillating frequency is programmed by the capacitor on CT pin. The capacitor on CT pin is charged by internal current source which is related to REF pin resistor and FC pin voltage which is voltage controlled current source for CT pin. The waveform of CT pin is saw6tooth and its frequency is twice of the half6bridge operating frequency. There is a dead time between UG and LG for ensuring their non6overlap operating. The dead time is defined by REF resistor. FC pin controls the operating frequency directly. Higher Vfc results in a lower frequency.
HR2000 — FLUORESCENT LAMP HB DRIVER WITH PFC HR2000 Rev. 1.0 www.MonolithicPower.com 15 2/20/2013 MPS Proprietary Information. Patent Prote cted. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved. Preheat State When Vvcc>Vvcc(start) & VPreFT<Vfault(reset), HR2000 gets into Preheat state from the start up state. During this state, Pre/FT pin’s detection function will be disabled. High voltage will be sent out in this state. During this state, CP/EOL pin will disable EOL detection function and only take the timing function. In this state, only CS pin has a current limit function. If Vcs>Vcs(pre) in a switching period, the FC pin will be discharged by an internal current source IFC(disch) cycle6by6cycle. This controls the working frequency. Ignition State Ignition state follows preheat state closely. In this state, EOL protection and CS(pre) limit are disabled. FC voltage increases which results in frequency decreasing. Then the voltage on lamp gets higher and higher to ignite the lamp. CP/EOL pin also only takes timing function in this state. Once preheat state is over, Pre/FT pin is dropped to Vfault(reset2), and then the detection function is active. If Pre/FT pin VPreFT>Vfault(ref) & low side drive is high, then HR2000 will consider it is fault state. After preheat state, CS pin over current protection is active and limits CS voltage (power stage current). When Vcs>Vcs(clamp) @ low side drive=high, the impedance of CS pin will become very small and a current flows into this pin. The koc of this current will charge the CT pin to increase frequency. The low side MOSFET will be turned off quickly while high side MOSFET will not be affected. This results in a narrow turn on time of low side MOSFET and a relatively larger turn on time of high side MOSFET. This asymmetric operation of half bridge limits the output power. Burn state After ignition state, Burn state is entered. At the beginning of burn state, CP/EOL pin will be dropped to the middle level of the EOL detection window Veol(middle). Then the EOL detection function is active instead of the timing function. Voltage on FC pin will continue to increase until it reaches a clamping level. CS pin over current protection mentioned in ignition state is still use d to limit CS voltage (power stage current). Protection In oscillation state, the half6bridge protection includes: /circle6 EOL protection /circle6 Capacitive mode protection /circle6 Current limit /circle6 VCC low protection /circle6 Over temperature protection EOL protection ‘End of Life’(EOL) protection is enabled after CP/EOL is dropped to Veol(middle). There is a window comparator for this protection. If the voltage on CP/EOL pin get out of Veol(low)~Veol(high), then the current source Ifault(ch) will charge the capacitor at Pre/FT pin. If VPreFT>Vfault(ref), then HR2000 will get into fault state. This protection is disabled in PFC Vo6low state. Capacitive mode protection The capacitive mode protection is active during all oscillating states. It is detected by the volta ge on CS at the moment of turning on of low side MOSFET. If at this moment, Vcs>Vcs(cap), then capacitive mode is confirmed and FC pin is discharged at this switching cycle. VFC will decrease towards zero which means the maximum frequency if the capacitive mode always exists. If capacitive mode @ fmax is detected, then Ifault(ch) is actived to charge the capacitor at Pre/FT pin. Current limit The current limit is realized on CS pin. There are three kinds of limitation on CS pin. Vcs(pre) in preheat state; Vcs(clamp) of over current protection function in oscillating states;
HR2000 — FLUORESCENT LAMP HB DRIVER WITH PFC HR2000 Rev. 1.0 www.MonolithicPower.com 16 2/20/2013 MPS Proprietary Information. Patent Prote cted. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved. Capacitive protection in oscillating states. They have been described in the related states above. VCC low protection It is mentioned in VCC under voltage state. Over temperature protection (OTP) It is described in OTP state. PFC part In the typical application, PFC can be defined to 3 states: /circle6 Normal state; /circle6 VO6low state; /circle6 OVC state; Normal state PFC works at boundary conduction mode (BCM) with Ton control. Fig3 shows the internal block. Figure 3— PFC part block The Ton is set by the voltage at Vo pin. Higher Vvo, shorter Ton. The circuit in Fig1 shows the example. ZCD pin detects the inductor current zero6crossing point. When The Vzcd<Vzcdref, Gate will be high and the external MOSFET will be turned on. In the range of Vvo(low)~Vvo(off), Ton varies linearly from Ton(max) to zero. When Vvo> Vvo(off), Ton is zero, and GATE pin is low. The minimum turn off time is set internally to 1.4µs. Vo-low state In case of main voltage too low, PFC may not maintain its intended output voltage. In order to keep on working, the current sunk into Vo pin is monitored. If it is lower than Ivo(low) the IC will get into Vo6low state. In Vo6low state: There is a current Ifault(disch) to discharge Pre/FT pin. This can increase the protection level. EOL protection is disabled. Vovc<Vovc(low) will overrule Vo6low condition. OVC state OVC pin monitors PFC output voltage and Boost PFC MOSFET current. Fig1 shows the example. If Vovc>Vovcref or Vovc<Vovclow, then PFC will stop immediately. Vovclow is set to prevent the absence of PFC output detection.
HR2000 — FLUORESCENT LAMP HB DRIVER WITH PFC HR2000 Rev. 1.0 www.MonolithicPower.com 17 2/20/2013 MPS Proprietary Information. Patent Prote cted. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved.
APPLICATION INFORMATION
Setting the PFC Output Voltage The Vo pin is used to set the PFC output voltage. Connect a resistor (R105, R106, R107 in figure 1) between the PFC output and Vo pin, its value is set by: O_PFC PFC_OUT VO(REF) V 2V R I Where I vo(ref) =102µA is the reference sink current through Vo pin. Connect a capacitor in range of 0.47µF to 10µF (C103 in figure 1) or a R6C6C network from Vo pin to GND to compensate the PFC regulation loop. Setting the Over Voltage and Over Current Protection The OVC pin is used for the over voltage and over current protection for the PFC stage. Connect this pin to the voltage divider (R108, R109, R110 and R102 in figure 1) of the PFC output to set the over voltage protection point. OV_H o_PFC_pro OV_L OVC(ref) R V R V = Where V OVC(ref) =1.26V is the OVC protection threshold voltage, and V o_PFC_pro is protection point of the PFC output voltage. R OV_H is the upper side resistor of the divider and R OV_L is the low side resistor of the voltage divider. The over current protection senses the peak current through the PFC MOSFET. the sensing resistor (R101 in figure 1) is set by: OVC(ref) f_diode oc oc V V R I Where V f_diode ≈0.7V is the forward voltage of the diode (D107 in figure 1), and I oc is the over current protection point. Setting the ZCD Detection An auxiliary winding of the PFC inductor is used to sense the voltage across the inductor to indicate the zero inductor current condition. Set the turn ratio of the auxiliary winding large enough to make sure the reflected voltage across the auxiliary winding is higher than the ZCD reference voltage Vzcdref. Usually, setting the reflected ZCD voltage at around 5V at maximum input voltage is recommended. A zener diode is integrated on ZCD pin. Add a resistor in 10kΩ to 100kΩ range between the auxiliary winding and the ZCD pin to limit the current sunk into ZCD pin, according to the input voltage range. Half Bridge Part Setting the Oscillator of Half Bridge The capacitor on CT pin (C201 in figure 1) and the resistor on REF pin (R201 in figure 1) determine the bottom operating frequency. The resistor on REF pin also determines the non6 overlap time of the half bridge. Estimate the frequency set resistor on REF pin with the desired non6overlap time: REF no RT 0.15 1.127 ( s) 51k = + × µ Ω Note that the R REF resistor should not exceed the range in the limiting values. Choose a proper capacitor on CT pin to set the bottom operating frequency. B REF int T par Where C T is the capacitor on CT pin, R int =0.3kΩ is the internal parasitic resistance on REF pin and C par =5pF is the internal parasitic capacitance on CT pin. Choose a proper capacitor on CT pin and then redesign the resistor on REF pin to make sure the bottom operating frequency is accurate. The start up frequency is: ST T par REF int 0.5 f 2.5V (C C ) 300ns 2.5V 35 A 2(R R ) = × + + + µ + Setting the Preheat time and Ignition Time The capacitor on CP/EOL pin (C203) and the resistor on REF pin determine the preheat time and ignition time.
HR2000 — FLUORESCENT LAMP HB DRIVER WITH PFC HR2000 Rev. 1.0 www.MonolithicPower.com 18 2/20/2013 MPS Proprietary Information. Patent Prote cted. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved. CP REF preheat C RT 600 (ms) 100nF 51k = × × Ω CP REF ignition C RT 562 (ms) 100nF 51k = × × Ω Setting the Preheat Current Limitation In the preheat stage, the CS pin limits the preheat current through the filament of the FL. The preheat current is limited by setting the sense resistor on CS pin (R202 in figure 1) through: CS(pre) preheat_pk CS VI R= Where the V CS(pre) =410mV is the threshold voltage of CS pin to limit the preheat current. If using the filament transformer for preheating, this CS pin function will limit the resonant curren t in the preheat stage. The over current limitation function on CS pin limits the ignition voltage or ignition current in the ignition state and any exceeded output current/power condition. Add a diode (D203 in figure 1) like 1N4148 in parallel with the sense resistor and a 1k resistor (R203 in figure 1) between the CS pin and the current sense resistor to limit the negative voltage on CS pin. Design the PFC Inductor The HR2000 operates the PFC in boundary conduction mode (BCM) with on6time (Ton) control. The frequency of the PFC stage is variable. The design of the PFC inductor relates to the output power, the range of the input AC voltage and the desired minimum operating frequency. It is also limited by the maximum turn on time of HR2000. The maximum peak current through this inductor is: o_max L_pk_max in_min_RMS 2 2P I V= η× Where ηis the efficiency of the PFC stage, usually in range of 0.95 to 0.98. The maximum turn on time of the PFC MOSFET occurs at the minimum AC input voltage: L_pk_max o_max on_max 2 in_min_RMS in_min_RMS L I L 2P T V2V × × = = Then the inductor is restricted by the maximum on time limit of IC: in_min_RMS on_limit o_max V T L 2P η× × ≤ Where T on_limit is the IC’s limit for maximum on time, design its value with 20µs. The minimum operating frequency occurs at the minimum AC input voltage or the maximum AC input voltage. in_min_RMS o in_min_RMS in_max_RMS o in_max_RMS min o L_pk_max o L_pk_max 2V (V 2V ) 2V (V 2V ) f min( , ) L V I L V I For most of the specifications, such as the universal input (85VAC to 265VAC) and 400V PFC output, the minimum frequency occurs at the maximum AC input voltage. Design the inductor value with the desired minimum operating frequency, and it should be in the restricted range by the IC’s limit of the maximum on time. Application Example This application example introduces the design of a 16W FL based on HR2000. It requires the PF (power factor) over 0.9. The boost PFC stage and resonant half bridge power structure is used for this FL driver. The integrated PFC control and half bridge driver of HR2000 fits for this type of application well.
HR2000 — FLUORESCENT LAMP HB DRIVER WITH PFC HR2000 Rev. 1.0 www.MonolithicPower.com 19 2/20/2013 MPS Proprietary Information. Patent Prote cted. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved. Specification: Parameter Symbol Condition Min Typ Max Units Input Supply Voltage Vin 2 Wire 198 264 VAC AC Line Frequency f LINE 47 50 63 Hz Lamp Voltage V lamp 55 Vrms Lamp Current I lamp 0.29 A Output Lamp Power P lamp 16 W Preheat Current I pre 0.18 0.3 A Preheat time t Pre Rref=51k, CCP=100nF 674 ms Ignition time t ign Rref=51k, CCP=100nF 611 ms Open circuit voltage Voc t<te 270 Vrms Voc t>te 300 Vrms Burning mode frequency f run 44.6 kHz Efficiency (Full Load) η 80 % Line regulation % Startup time t ST 1 s Conducted EMI Meets EN55015B Power Factor 90 % Harmonics Meets IEC610006362 Class C Ambient Temperature TAMB Free convection, sea level 40 ℃ Schematic: Header 3 L2 6. 8mH ZCD2 CT4 CP/ EOL6 SW 11 CS 12 VCC 14VO1 GND15 OVC3 FC5 REF7 BST 9 UG 10 LG 13 GATE 16 Pre/ FT8 L4 2. 2m L3A L3B L3C 2 3 Vbus 1 Header 4 ANT2 ANT1 CAT1 CAT2 GZCD GZCD f i g=63kHz f b=44. 6kHz f pre=76kHz Vpre<150V Vi g=300V VDD L1 4. 7mH LB1742792040 1M/ 1% R33 12. 4k/ 1% R36 1206 TO- 92 100nF/ 275V Cx1 100nF/ 275V Cx2 1N4007 1N4007 D11N4007 1N4007 1N4007 100nF/ 400V 47k R13 D2 MUR160 30R19 M3 AP03N70I 600V/ 3A 5. 1 R26 5. 1 R27 1206 1206 D101N4148 100R25 5. 6k R32 1nF C22 100nF C17 C21 33k R21 499k 499k 499k R14 499k R16 GATE GATE 1M/ 1% 1M/ 1% 1M/ 1% 1M/ 1% R15 1206 1206 1206 1206 1206 1206 1206 1206 1M/ 1% R35 1M/ 1%R23 100pFC10 33nFC12 100nF C16 C20 51k/ 1% R22 100R34 D111N4148 D13 1N4148 2. 49k R28 AP03N70I AP03N70I20R18 20R17 D51N4148 1N4148 22pFC18 100nFC13 1206 BZT52C12NS 100k/ 0805R2 100k/ 0805R3 47k/ 0805R4 1kR20 D14 1N5819 3. 3 R29 1206 3. 3 R30 3. 3 R31 1206 1206 5. 1kR24 330pF/ 1kV 220pF C15 220pF C72. 2mHL5 3. 3nFC11 68nF/ 400V 68nF/ 400VC9 43k/ 1206R10 43k/ 1206R11 43k/ 1206 4. 7nF/ 1000VC5 10nF/ 400VC14 220nF/ 400V C19 1 M4 AP4002 NS R37 43k/ 1206R12 Np: Naux=264: 44 N1: N2: N3=250: 10: 10 Vbus D12MUR160 Figure 4—HR2000 FL Driver for 16W Lamp Design Procedure: Please refer to the application note of HR2000 for the design procedure.
HR2000 — FLUORESCENT LAMP HB DRIVER WITH PFC NOTICE: The information in this document is subject to cha nge without notice. Users should warrant and guaran tee that third party Intellectual Property rights are not infringe d upon when integrating MPS products into any appli cation. MPS will not assume any legal responsibility for any said applications. HR2000 Rev. 1.0 www.MonolithicPower.com 20 2/20/2013 MPS Proprietary Information. Patent Prote cted. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved. SOIC16 /K30/K2E/K30/K31/K36/K28/K30/K2E/K34/K31/K29 /K30/K2E/K30/K35/K30/K28/K31/K2E/K32/K37/K29 /K30 /K6F /K2D/K38 /K6F /K44/K45/K54/K41/K49/K4C/K20/K22/K41/K22 /K30/K2E/K30/K31/K30/K28/K30/K2E/K32/K35/K29 /K30/K2E/K30/K32/K30/K28/K30/K2E/K35/K30/K29 /K78/K20/K34/K35 /K6F /K53/K45/K45/K20/K44/K45/K54/K41/K49/K4C/K20/K22/K41/K22 /K30/K2E/K30/K30/K37/K35/K28/K30/K2E/K31/K39/K29 /K30/K2E/K30/K30/K39/K38/K28/K30/K2E/K32/K35/K29 /K30/K2E/K31/K35/K30 /K28/K33/K2E/K38/K30/K29 /K30/K2E/K31/K35/K37 /K28/K34/K2E/K30/K30/K29 /K50/K49/K4E/K20/K31/K20/K49/K44 /K30/K2E/K30/K35/K30/K28/K31/K2E/K32/K37/K29 /K42/K53/K43 /K30/K2E/K30/K31/K33/K28/K30/K2E/K33/K33/K29 /K30/K2E/K30/K32/K30/K28/K30/K2E/K35/K31/K29 /K53/K45/K41/K54/K49/K4E/K47/K20/K50/K4C/K41/K4E/K45 /K30/K2E/K30/K30/K34/K28/K30/K2E/K31/K30/K29 /K30/K2E/K30/K31/K30/K28/K30/K2E/K32/K35/K29 /K30/K2E/K33/K38/K36/K28/K20/K20/K39/K2E/K38/K30/K29 /K30/K2E/K33/K39/K34/K28/K31/K30/K2E/K30/K30/K29 /K30/K2E/K30/K35/K33/K28/K31/K2E/K33/K35/K29 /K30/K2E/K30/K36/K39/K28/K31/K2E/K37/K35/K29 /K54/K4F/K50/K20/K56/K49/K45/K57 /K46/K52/K4F/K4E/K54/K20/K56/K49/K45/K57 /K30/K2E/K32/K32/K38 /K28/K35/K2E/K38/K30/K29 /K30/K2E/K32/K34/K34 /K28/K36/K2E/K32/K30/K29 /K53/K49/K44/K45/K20/K56/K49/K45/K57 /K31 /K38 /K31/K36 /K39 /K52/K45/K43/K4F/K4D/K4D/K45/K4E/K44/K45/K44/K20/K4C/K41/K4E/K44/K20/K50/K41/K54/K54/K45/K52/K4E /K30/K2E/K32/K31/K33 /K28/K35/K2E/K34/K30/K29 /K30/K2E/K30/K36/K33 /K28/K31/K2E/K36/K30/K29 /K30/K2E/K30/K35/K30/K28/K31/K2E/K32/K37/K29/K30/K2E/K30/K32/K34/K28/K30/K2E/K36/K31/K29 /K4E/K4F/K54/K45/K3A /K20/K20/K31/K29/K20/K43/K4F/K4E/K54/K52/K4F/K4C/K20/K44/K49/K4D/K45/K4E/K53/K49/K4F/K4E/K20/K49/K53/K20/K49/K4E/K20/K49/K4E/K43/K48/K45/K53/K2E/K20/K20/K44/K49/K4D/K45/K4E/K53/K49/K4F/K4E/K20/K49/K4E /K20/K20/K20/K20/K20/K20/K42/K52/K41/K43/K4B/K45/K54/K20/K49/K53/K20/K49/K4E/K20/K4D/K49/K4C/K4C/K49/K4D/K45/K54/K45/K52/K53/K2E /K20/K20/K32/K29/K20/K50/K41/K43/K4B/K41/K47/K45/K20/K4C/K45/K4E/K47/K54/K48/K20/K44/K4F/K45/K53/K20/K4E/K4F/K54/K20/K49/K4E/K43/K4C/K55/K44/K45/K20/K4D/K4F/K4C/K44/K20/K46/K4C/K41/K53/K48/K2C /K20/K20/K20/K20/K20/K20/K50/K52/K4F/K54/K52/K55/K53/K49/K4F/K4E/K53/K20/K4F/K52/K20/K47/K41/K54/K45/K20/K42/K55/K52/K52/K53/K2E /K20/K20/K33/K29/K20/K50/K41/K43/K4B/K41/K47/K45/K20/K57/K49/K44/K54/K48/K20/K44/K4F/K45/K53/K20/K4E/K4F/K54/K20/K49/K4E/K43/K4C/K55/K44/K45/K20/K49/K4E/K54/K45/K52/K4C/K45/K41/K44/K20/K46/K4C/K41/K53/K48 /K20/K20/K20/K20/K20/K20/K4F/K52/K20/K50/K52/K4F/K54/K52/K55/K53/K49/K4F/K4E/K53/K2E /K20/K20/K34/K29/K20/K4C/K45/K41/K44/K20/K43/K4F/K50/K4C/K41/K4E/K41/K52/K49/K54/K59/K20/K28/K42/K4F/K54/K54/K4F/K4D/K20/K4F/K46/K20/K4C/K45/K41/K44/K53/K20/K41/K46/K54/K45/K52/K20/K46/K4F/K52/K4D/K49/K4E/K47/K29 /K20/K20/K20/K20/K20/K20/K53/K48/K41/K4C/K4C/K20/K42/K45/K20/K30/K2E/K30/K30/K34/K22/K20/K49/K4E/K43/K48/K45/K53/K20/K4D/K41/K58/K2E /K20/K20/K35/K29/K20/K44/K52/K41/K57/K49/K4E/K47/K20/K43/K4F/K4E/K46/K4F/K52/K4D/K53/K20/K54/K4F/K20/K4A/K45/K44/K45/K43/K20/K4D/K53/K2D/K30/K31/K32/K2C/K20/K56/K41/K52/K49/K41/K54/K49/K4F/K4E/K20/K41/K43/K2E /K20/K20/K36/K29/K20/K44/K52/K41/K57/K49/K4E/K47/K20/K49/K53/K20/K4E/K4F/K54/K20/K54/K4F/K20/K53/K43/K41/K4C/K45/K2E /K30/K2E/K30/K31/K30/K28/K30/K2E/K32/K35/K29/K20/K42/K53/K43 /K47/K41/K55/K47/K45/K20/K50/K4C/K41/K4E/K45