HDLX-2416 BOARDCOM | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 18

Technical content

Features

 Enhanced drop-in replacement to HPDL-2416  Smart alphanumeric display  Built-in RAM, ASCII decoder, and LED drive circuitry  CMOS IC for low-power consumption  Software controlled dimming levels and blank  128 ASCII character set  End-stackable  Categorized for luminous intensity; Yellow and Green categorized for color  Low-power and sunlight-viewable AlInGaP versions  Wide operating temperature range, –40°C to +85°C  Excellent ESD protection  Wide viewing angle (50° typ.) ESD WARNING: Standard CMOS handling precautions should be observed with the HDLX-2416. Supply Voltage, VDD to Grounda a. Maximum Voltage with no LEDs illuminated. –0.5V to 7.0V Input Voltage, Any Pin to Ground –0.5V to VDD +0.5V Free Air Operating Temperature Range, TA –40°C to +85°C Storage Temperature, TS –40°C to +100°C CMOS IC Junction Temperature, TJ (IC) +150°C Relative Humidity (non-condensing) at 65°C 85% Soldering Temperature [1.59 mm (0.063 in.) Below Body] Solder Dipping Wave Soldering 260°C for 5 sec. 250°C for 3 sec. ESD Protection, R = 1.5 k, C = 100 pF V Z = 2 kV (each pin) HDLx-2416 Series Four Character 5.0 mm (0.2 inch) Smart 5×7 Alphanumeric Displays Data Sheet

  • 2 - HDLx-2416 Series Data Sheet Devices The address and data inputs can be directly connected to the microprocessor address and data buses. The HDLX-2416 has several enhancements over the HPDL-2416. These features include an expanded character set, internal 8-level dimming control, external dimming capability, and individual digit blanking. Finally, the extended functions can be disabled which allows the HDLX-2416 to operate exactly like an HPDL-2416 by disabling all of the enhancements except the expanded character set. The difference between the sunlight viewable HDLS-2416 and the low power HDLU-2416 occurs at power-on or at the default brightness level. Following power up, the HDLS-2416 operates at the 100% brightness level, while the HDLU-2416 operates at the 27% brightness level. Power on sets the internal brightness control (bits 3–5) in the control register to binary code (000). For the HDLS-2416 binary code (000) corresponds to a 100% brightness level, and for the HDLU-2416 binary code (000) corresponds to a 27% brightness level. The other seven brightness levels are identical for both parts. Deep Red High Efficiency Red Orange Y ellow Green HDLS-2416 HDLO-2416 HDLA-2416 HDLY-2416 HDLG-2416 HDLU-2416 HDLO-2416-EF000 HDLG-2416-FG000
  • 3 - HDLx-2416 Series Data Sheet Package Dimensions 25.15 (0.990) TYP.6.35 (0.250) 3.05 (0.120) 10.03 (0.395) 20.07 (0.790) 5.08 (0.200) 3.43 (0.135) 0.51 ± 0.13 6.60 (0.260) 2.41 (0.095) 2.54 (0.100) TYP. REF. DATE CODE (YEAR, WEEK) 4.06 (0.160) 10.16 (0.400) 2.41 (0.095) TYP. 0.38 (0.015) 15.24 (0.600) 0.25 ± 0.13 REF. 1.52 (0.060) IMAGE PLANE REF. REF. NOTES: 1. UNLESS OTHERWISE SPECIFIED, THE TOLERANCE ON ALL DIMENSIONS IS 0.254 mm ( 0.010). 2. ALL DIMENSIONS ARE IN MILLIMETERS (INCHES). 3. FOR YELLOW AND GREEN DISPLAYS ONLY. PIN 1 IDENTIFIER HDLX-2416 YYWW X Z PART NUMBER LUMINOUS INTENSITY COLOR BIN (3)
  • 4 - HDLx-2416 Series Data Sheet Pin Numbering and Location Pin No. Function Pin No. Function

1 CE1 Chip Enable 10 GND

2 CE2 Chip Enable 11 D0 Data Input

3 CLR Clear 12 D1 Data Input

4 CUE Cursor Enable 13 D2 Data Input

5 CU Cursor Select 14 D3 Data Input

6W R W r i t e 1 5 D 6 D a t a I n p u t

7 A1 Address Input 16 D5 Data Input

8 A0 Address Input 17 D4 Data Input

9 VDD 18 BL Display Blank

  • 5 - HDLx-2416 Series Data Sheet Character Set ASCII CODE HEX D6 D5 D4 A B C D E F 00 0 0 00 1 1 01 0 2 01 1 3 10 0 4 10 1 5 11 0 6 11 1 7 NOTES: 1 = HIGH LEVEL 0 = LOW LEVEL
  • 6 - HDLx-2416 Series Data Sheet Recommended Operating Conditions Electrical Characteristics over Operating Temperature Range 4.5V < VDD < 5.5V (unless otherwise specified) All Devices HDLO/HDLA/HDLY/HDLG-2416 Parameter Symbol Min. Typ. Max. Unit Supply Voltage VDD 4.5 5.0 5.5 V Parameter Symbol Min. 25°Ca a. V DD = 5.0V. Max. Unit Test Conditions Typ. Max. IDD Blank I DD (blank) 1.0 4.0 mA All Digits Blanked Input Current I I –40 +10 μA V IN = 0V to VDD VDD = 5.0V Input Voltage High V IH 2.0 V DD V Input Voltage Low V IL GND 0.8 V Parameter Symbol Min. 25°Ca a. V DD = 5.0V. Max. Unit Test Conditions Typ. Max. IDD 4 digits 20 Dots/Characterb, c b. Average I DD measured at full brightness. Peak IDD = 28/15 × Average IDD(#). c. I DD(#) max. = 135 mA for HDLO/HDLA/HDLY/HDLG-2416, 146 mA for HDLS-2416, and 42 mA for HDLU-2416 at default brightness, 150°C IC junction temperature and VDD = 5.5V. IDD(#) 110 135 160 mA “#” ON in All Four Locations IDD Cursor All Dots ON at 50% IDD (CU) 92 110 135 mA Cursor ON in All Four Locations
  • 7 - HDLx-2416 Series Data Sheet HDLS/HDLU-2416 Optical Characteristics at 25°C (see Note) VDD = 5.0 V at Full Brightness NOTE Refers to the initial case temperature of the device immediately prior to the light measurement. HDLS/HDLU-2416 HDLO-2416 Part Number Parameter Symbol 25°Ca a. V DD = 5.0 V. Max. Unit Test Conditions Typ. Max. HDLS-2416 I DD 4 digits 20 dots/characterb, c b. Average I DD measured at full brightness. Peak IDD = 28/15 × Average IDD(#). c. I DD(#) max. = 135 mA for HDLO/HDLA/HDLY/HDLG-2416, 146 mA for HDLS-2416, and 42 mA for HDLU-2416 at default brightness, 150 °C IC junction temperature and VDD = 5.5 V. IDD(#) 125 146 180 mA Four “#” ON in All Four LocationsH D L U - 2 4 1 6 3 44 25 2 HDLS-2416 I DD Cursor all dots ON @ 50% IDD(CU) 105 124 154 mA Four Cursors ON in All Four LocationsH D L U - 2 4 1 6 2 93 64 5 Part Number Parameter Symbol Min. Typ. Unit Test Conditions HDLS-2416 Average Luminous Intensity per Digit, Character Average IV 4.0 12.7 mcd ‘’*’’ Illuminated in All Four Digits, 19 Dots ON per DigitHDLU-2416 1.2 3.1 mcd All Peak Wavelength PEAK 645 nm Dominant Wavelengtha a. Dominant wavelength, d, derived from the CIE chromaticity diagram, and represents the single wavelength which defines the color of the device. d 637 nm Parameter Symbol Min. Typ. Unit Test Conditions Average Luminous Intensity per Digit, Character Average IV 1.2 3.5 mcd ‘’*’’ Illuminated in All Four Digits.

19 Dots ON

Peak Wavelength PEAK 635 nm Dominant Wavelengtha a. Dominant wavelength, d, derived from the CIE chromaticity diagram, and represents the single wavelength which defines the color of the device. d 626 nm

  • 8 - HDLx-2416 Series Data Sheet HDLA-2416 HDLY-2416 HDLG-2416 Parameter Symbol Min. Typ. Unit Test Conditions Average Luminous Intensity per Digit, Character Average IV 1.2 3.5 mcd ‘’*’’ Illuminated in All Four Digits.

Peak Wavelength PEAK 600 nm Dominant Wavelengtha a. Dominant wavelength, d, derived from the CIE chromaticity diagram, and represents the single wavelength which defines the color of the device. d 602 nm Parameter Symbol Min. Typ. Unit Test Conditions Average Luminous Intensity per Digit, Character Average IV 1.2 3.75 mcd ‘’*’’ Illuminated in All Four Digits. Peak Wavelength PEAK 583 nm Dominant Wavelengtha a. Dominant wavelength, d, derived from the CIE chromaticity diagram, and represents the single wavelength which defines the color of the device. d 585 nm Parameter Symbol Min. Typ. Unit Test Conditions Average Luminous Intensity per Digit, Character Average IV 1.2 5.6 mcd ‘’*’’ Illuminated in All Four Digits. Peak Wavelength PEAK 568 nm Dominant Wavelengtha a. Dominant wavelength, d, derived from the CIE chromaticity diagram, and represents the single wavelength which defines the color of the device. d 574 nm

  • 9 - HDLx-2416 Series Data Sheet AC Timing Characteristics Over Operating Temperature Range at VDD = 4.5V Timing Diagram Parameter Symbol Min. Unit Address Setup t AS 10 ns Address Hold t AH 40 ns Data Setup t DS 50 ns Data Hold t DH 40 ns Chip Enable Setup t CES 0n s Chip Enable Hold t CEH 0n s Write Time t W 75 ns Clear t CLR 10 μs Clear Disable t CLRD 1μ s CE1 tCES tAS tW tAH tCEH 2.0V 0.8V 2.0V 0.8V 2.0V 0.8V 2.0V 0.8V tDS tDH tCLRDtCLR 2.0V 0.8V CE A0 – A1, CU WR D0 – D6 CLR
  • 10 - HDLx-2416 Series Data Sheet Enlarged Character Font NOTE 1. Unless otherwise specified, the tolerance on all dimensions is ± 0.254 mm (0.010 inch). 2. Dimensions are in mm (inches). Electrical Description Pin Function Description Chip Enable (CE1 and CE2, pins 1 and 2) CE 1 and CE2 must be a logic 0 to write to the display. Clear (CLR, pin 3) When CLR is a logic 0 the ASCII RAM is reset to 20hex (space) and the Control Register/Attribute RAM is reset to 00hex. Cursor Enable (CUE pin 4) CUE determines whether the IC displa ys the ASCII or the Cursor memory. (1 = Cursor, 0 = ASCII). Cursor Select (CU, pin 5) CU determines whether data is stored in the ASCII RAM or the Attribute RAM/Control Register. (1 = ASCII, 0 = Attribute RAM/Control Register). Write (WR, pin 6) WR must be a logic 0 to store data in the display. Address Inputs (A1 and A0, Pins 8 and 7) A 0–A1 selects a specific location in the display memory. Address 00 accesses the far right display location. Address 11 accesses the far left location. Data Inputs (D0–D6, Pins 11-17) D 0–D6 are used to specify the input data for the display. VDD (pin 9) V DD is the positive power supply input. GND (pin 10) GND is the display ground. Blanking Input (BL, pin 18) BL is used to flash the display, blank the display or to dim the display. 0.80 (0.031) TYP. 5.08 (0.200) 0.80 (0.031) TYP. 0.25 (0.010) TYP. 3.43 (0.135)
  • 11 - HDLx-2416 Series Data Sheet Display Internal Block Diagram Figure 1 shows the HDLX-2416 display internal block diagram. The CMOS IC consists of a 4×7 Character RAM, a 2×4 Attribute RAM, a 5-bit Control Register, a 128 character ASCII decoder and the refresh circuitry necessary to synchronize the decoding and driving of four 5×7 dot matrix displays. Four 7-bit ASCII words are stored in the Character RAM. The IC reads the ASCII data and decodes it via the 128 character ASCII decoder. The ASCII decoder includes the 64 character set of the HPDL-2416, 32 lower case ASCII symbols, and 32 foreign language symbols. A 5-bit word is stored in the Control Register. Three fields within the Control Register provide an 8-level brightness control, master blank, and extended functions disable. For each display digit location, two bits are stored in the Attribute RAM. One bit is used to enable a cursor character at each digit location. A second bit is used to individually disable the blanking features at each digit location. The display is blanked and dimmed through an internal blanking input on the row drivers. Logic within the IC allows the user to dim the display either through the BL input or through the brightness control in the control register. Similarly the display can be blanked through the BL input, the Master Blank in the Control Register, or the Digit Blank Disable in the Attribute RAM.
  • 12 - HDLx-2416 Series Data Sheet Figure 1 Internal Block Diagram CHARACTER RAM ASCII DECODER CHARACTER/CURSOR MULTIPLEXER WRITE ADDRESSA0 – A1 2 D0 – D6 7 DATA IN DATA OUT

7 CHARACTER

3 ROW

D3 – D5 3 BRIGHTNESS LEVELS CLR EXTENDED FUNCTIONS DISPLAY WRITE CLR CLR CLR WRITE

2 READ

(4 x 7) CE1 CE2 WR CU CE1 CE2 WR CU WRITE WRITE ADDRESSA0 – A1 READ ADDRESS2 (2 x 4) 1 x 5 4 (LSBs) 2 (MSBs) EFD EFD EFD DBDn MB BL

  • 13 - HDLx-2416 Series Data Sheet Display Clear Data stored in the Character RAM, Control Register, and Attribute RAM will be cleared if the clear (CLR) is held low for a minimum of 10 μs. Note that the display will be cleared regardless of the state of the chip enables ( CE1, CE2). After the display is cleared, the ASCII code for a space (20hex) is loaded into all character RAM locations and 00hex is loaded into all Attribute RAM/Control Register memory locations. Data Entry Figure 2 shows a truth table for the HDLX-2416 display. Setting the chip enables (CE1, CE2) to logic 0 and the cursor select (CU) to logic 1 will enable ASCII data loading. When cursor select CU) is set to logic 0, data will be loaded into the Control Register and Attribute RAM. Address inputs A0–A1 are used to select the digit location in the display. Data inputs D0–D6 are used to load information into the display. Data will be latched into the display on the rising edge of the WR signal. D0–D6, A0– A1, CE1, CE2, and CU must be held stable during the write cycle to ensure that correct data is stored into the display. Data can be loaded into the display in any order. Note that when A 0 and A1 are logic 0, data is stored in the right most display location. Cursor When cursor enable (CUE) is a logic 1, a cursor will be displayed in all digit locations where a logic 1 has been stored in the Digit Cursor memory in the Attribute RAM. The cursor consists of all 35 dots ON at half brightness. A flashing cursor can be displayed by pulsing CUE. When CUE is a logic 0, the ASCII data stored in the Character RAM will be displayed regardless of the Digit Cursor bits. Blanking Blanking of the display is controlled through the BL input, the Control Register and Attribute RAM. The user can achieve a variety of functions by using these controls in different combinations, such as full hardware display blank, software blank, blanking of individual characters, and synchronized flashing of individual characters or entire display (by strobing the blank input). All of these blanking modes affect only the output drivers, maintaining the contents and write capability of the internal RAMs and Control Register, so that normal loading of RAMs and Control Register can take place even with the display blanked.
  • 14 - HDLx-2416 Series Data Sheet Figure 2 Display Truth Table
  • 15 - HDLx-2416 Series Data Sheet Table 1 shows how the Extended Function Disable (bit D6 of the Control Register), Master Blank (bit D2 of the Control Register), Digit Blank Disable (bit D1 of the Attribute RAM), and BL input can be used to blank the display. When the Extended Function Disable is a logic 1, the display can be blanked only with the BL input. When the Extended Function Disable is a logic 0, the display can be blanked through the BL input, the Master Blank, and the Digit Blank Disable. The entire display will be blanked if either the BL input is logic 0 or the Master Blank is logic 1, providing all Digit Blank Disable bits are logic 0. Those digits with Digit Blank Disable bits a logic 1 will ignore both blank signals and remain ON. The Digit Blank Disable bits allow individual characters to be blanked or flashed in synchronization with the BL input. Dimming Dimming of the display is controlled through either the BL input or the Control Register. A pulse width modulated signal can be applied to the BL input to dim the display. A three bit word in the Control Register generates an internal pulse width modulated signal to dim the display. The internal dimming feature is enabled only if the Extended Function Disable is a logic 0. Bits 3–5 in the Control Register provide internal brightness control. These bits are interpreted as a three bit binary code, with code (000) corresponding to the maximum brightness and code (111) to the minimum brightness. In addition to varying the display brightness, bits 3–5 also vary the average value of IDD. IDD can be specified at any brightness level as shown in Table 2. Table 1 Display Blanking Truth Table EFD MB DBD n BL

0000 D i s p l a y B l a n k e d b y B L

0 X 1 0 Display blanked by PL. Individual characters "ON" based on "1" being stored in DBDn 0 1 0 X Display Blanked by MB 0111 D i s p l a y B l a n k e d b y M B . I n d i v i d u a l characters "ON" based on "1" being stored in DBDn

1 X X 0 Display Blanked by BL

1 X X 1 Display ON

Table 2 Current Requirements at Different Brightness Levels Symbol D5 D4 D3 Brightness 25°C Typ. 25°C Max. Max. over Temp. Unit IDD( # ) 0001 0 0 % 1 1 0 1 3 0 1 6 0 m A 0016 0 % 6 6 7 9 9 8 m A 0104 0 % 4 5 5 3 6 6 m A 0112 7 % 3 0 3 7 4 6 m A 1001 7 % 2 0 2 4 3 1 m A 1011 0 % 1 2 1 5 2 0 m A 1107 % 9 1 1 1 5 m A 1113 % 4 6 9 m A

  • 17 - HDLx-2416 Series Data Sheet Intensity Bin Limits for HDLS-2416 NOTE Test conditions as specified in Optical Characteristic table. Intensity Bin Limits for HDLX-2416 NOTE Test conditions as specified in Optical Characteristic table. Color Bin Limits NOTE Test conditions as specified in Optical Characteristic table. Bin Intensity Range (mcd) Min. Max. E 3.97 6.79 F 5.55 9.50 G 7.78 13.30 H 10.88 18.62 I 15.24 26.07 J 21.33 36.49 Bin Intensity Range (mcd) Min. Max. A 1.20 1.77 B 1.25 2.47 C 2.02 3.46 D 2.83 4.85 E 3.97 6.79 F 5.55 9.50 G 7.78 13.30 Color Bin Color Range (nm) Min. Max. Yellow 3 581.5 585.0 4 584.0 587.5 5 586.5 590.0 6 589.0 592.5 Green 1 576.0 580.0 2 573.0 577.0 3 570.0 574.0 4 567.0 571.5

For product information and a complete list of distributors, please go to our web site: www.broadcom.com. Broadcom, the pulse logo, Connecting everything, Avago Technologies, Avago, and the A logo are among the trademarks of Broadcom and/or its affiliates in the United States, certain other countries and/or the EU. Copyright © 2017 by Broadcom. All Rights Reserved. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries. For more information, please visit www.broadcom.com. Broadcom reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design. Information furnished by Broadcom is believed to be accurate and reliable. However, Broadcom does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others. AV02-0662EN – May 15, 2017