HD151012 RENESAS | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 14

Technical content

Features

  • High speed operation tpd (CLK or CLK to Q) = 35 ns (typ)
  • High output current Fanout of 10 LS TTL Loads
  • Wide operating voltage V CC = 2 to 6 V
  • Low supply current (Ta = 25°C) ICC (Static) = 4 µA (max)
  • Ordering Information Part Name Package Type Package Code Package Abbreviation Taping Abbreviation (Quantity) HD151012TELL TSSOP-16 pin TTP-16DAV T ELL (2,000 pcs/reel) Function Table Control Inputs CLR PR SPESPE SPESPE Mode Operation Description H H H Generally count Down count at the rise edge of clock (CLK) Down count at the fall edge of clock (CLK) X X L Synchronous preset Jn data is preset at the rise of clock (CLK), the fall of clock (CLK) L H — Initialize of Q output Initialize of Q = “L” H L — Initialize of Q output Initialize of Q = “H” Notes: 1. Synchronous preset ( SPE) input can set max 256 down counts. 2. When the count value is 0, the next clock pulse presets the data to invert the output. 3. CLR and PR inputs initialize output state. H : High level L : Low level X : Immaterial — : Irrespective of condition

Rev.2.00, Jul.16.2004, page 2 of 13 Pin Arrangement VCC1 7 10 GND (Top view) 8 9 16J 0 J 1 J 2 J 3 J 4 J 5 J 6 CLK CLK Q PR SPE CLR J 7 Pin Description Pin Name Pin Description Input pins J0 to J7 Count data input for option CLK, CLK Clock inputs CLK : Rise edge trigger CLK : Fall edge trigger SPE Preset input for Jn data PR Preset input for D-type Flip Flop (Initialize “L” at Q output) CLR Clear input for D-type Flip Flop (Initialize “H” at Q output) Output pins Q Output for D-type Flip Flop Absolute Maximum Ratings Item Symbol Ratings Unit Supply voltage VCC –0.5 to 7.0 V Input / output voltage VIN/VOUT –0.5 to VCC +0.5 V VCC, GND current ICC, IGND ±50 mA Output current / pin IOUT ±25 mA Power dissipation PT 500 mW Storage temperature Tstg –65 to 150 °C Input diode current IIK ±20 mA Output diode current IOK ±20 mA Notes: 1. The absolute maximum ratings are values which must not individually be exceeded, and furthermore, no two of which may be realized at the same time. 2. All voltage values except for differential input voltage are with respect to network ground terminal.

Rev.2.00, Jul.16.2004, page 3 of 13 Recommended Operating Conditions Item Symbol Min Typ Max Unit Supply voltage VCC 2— 6V Input/output voltage VIN/OUT 0— V CC V Operating temperature Topr –40 — +85 °C Input rise/fall time*1 VCC = 2.5 V t r, tf 0 — 1000 ns VCC = 4.5 V 0 — 500 VCC = 5.5 V 0 — 400 Note: 1. This item guarantees maximum limit when one input switches. Logic Diagram CLK CLK CLK 8-bit binary counter SPE PR CLR PR D CK Q Q CLR QCO SPE J0 J0 J1 J1 J2 J2 J3 J3 J4 J4 J5 J5 J6 J6 J7 J7

Rev.2.00, Jul.16.2004, page 4 of 13

Electrical Characteristics

Ta = 25°C Ta = –40 to 85°C Item Symbol V CC Min Typ Max Min Max Unit Test Conditions High level input V IH 2.0 1.5 — — 1.5 — V J0 to J7 voltage 4.5 3.15 — — 3.15 — SPE 6.0 4.2 — — 4.2 — Low level input V IL 2.0 — — 0.5 — 0.5 V J0 to J7 voltage 4.5 — — 1.35 — 1.35 SPE 2 . 0 ——0 . 5 —0 . 5 CLK, CLK High level output V OH 2.0 1.9 2.0 — 1.9 — V V IN =I OH = –20 mA voltage 4.5 4.4 4.5 — 4.4 — VIH or VIL 4.5 4.18 4.31 — 4.13 — IOH = –4 mA Low level output V OL 2.0 — 0.0 0.1 — 0.1 V V IN =I OL = 20 mA voltage 4.5 — 0.0 0.1 — 0.1 V IH or VIL 4.5 — 0.17 0.26 — 0.33 IOL = 4 mA Input capacitance I IN 6.0 — — ±0.1 — ±1.0 mA V IN = VCC or GND Supply current I CC 6.0 — — 4.0 — 40.0 mA V IN = VCC or GND

Rev.2.00, Jul.16.2004, page 5 of 13 Switching Characteristics (CL = 50 pF, tr = tf = 6 ns) Sym- Ta = 25°C Ta = –40 to 85°C Item bol V CC Min Typ Max Min Max Unit Test Conditions Maximum clock f max 2 . 0 ——4 —3 M H z frequency 4.5 — 36 20 — 16 6.0 — — 24 — 19 Output rise/fall time t TLH 2.0 — 30 75 — 95 ns tTHL 4.5 — 8 15 — 19 6.0 — 7 13 — 16 Propagation delay t PLH 2.0 — — 300 — 380 CLK or CLK to Q time tPHL 4.5 — 35 60 — 75 6.0 — — 53 — 65 tPLH 2.0 — — 150 — 185 PR or CLR to Q tPHL 4.5 — 18 30 — 38 6.0 — — 25 — 32 Pulse width tw 2.0 80 — — 100 — ns (CLK, CLK, PR, CLR) 4.5 16 — — 20 — 6 . 0 1 4——1 7— Setup time ts 2.0 100 — — 125 — ns (Jn - CLK, CLK) 4 . 5 2 0——2 5— (SPE, CLK, CLK) 6 . 0 1 7——2 1— Hold time th 2.0 15 — — 15 — ns (Jn - CLK, CLK) 4 . 5 1 0——1 0— (SPE, CLK, CLK) 6 . 0 5 ——5 — Input capacitance C IN — — 5 10 — 10 pF Power dissipation capacitance*1 Note: 1. CPD is equivalent capacitance inside of the IC calculated from the operating current without load (see test circuit). The average operating current without load is calculated according to the expression below. ICC (opr) = CPD • VCC • fIN + ICC

Rev.2.00, Jul.16.2004, page 6 of 13 Test Circuit VCCVCC See Function Table Pulse generator Z = 50out Pulse generator Z = 50out Ω Ω CLK CLK SPE PR CLR C L Q Output Input Input Note: 1. C L includes probe and jig capacitance. Waveforms – 1 CLK 10 % 90 % 50 % 50 % 90 % 6 ns 6 ns 10 % t w t w VCC GNDCLK Q tPLH 90 % 10 % 50 % tTLH VOH VOL 90 % 10 % 50 % tTHL tPHL

Rev.2.00, Jul.16.2004, page 7 of 13 Waveforms – 2 Jn VCC GND VCC VOH VOL 90 % 6 ns 10 % 90 % 10 % 10 % 90 % 50 % 10 % CLK GND t s 50 % CLK F/F Output Internal delay 50 % 6 ns Waveforms – 3 Jn VCC GND V CC VOH VOL 90 % 6 ns 10 % 90 % 10 % 10 % 90 % 50 % 10 % CLK GND t h 50 % Internal delay CLK F/F Output 6 ns 50 % Note: 1. F/F output is internal signal of IC.

Rev.2.00, Jul.16.2004, page 8 of 13 Waveforms – 4 SPE VCC GND VCC VOH VOL 90 % 6 ns 10 % 90 % 10 % 10 % 90 % 10 % 50 % CLK GND t s 50 % Internal delay CLK F/F Output 50 % 6 ns Waveforms – 5 Internal delay SPE VCC GND V CC VOH VOL 90 % 6 ns 10 % 90 % 10 % 10 % 90 % 10 % 50 % CLK GND t h 50 % CLK F/F Output 6 ns 50 % Note: 1. F/F output is internal signal of IC.

Rev.2.00, Jul.16.2004, page 9 of 13 Waveforms – 6 CLR PR Q VOH VOL 90 % VCC GND 50 % 10 % t f t r 90 % 50 % 10 % VCC GND 90 % 50 % 10 % t f t r 90 % 50 % 10 % 50 % t PHL 50 % t w t w t PLH

Rev.2.00, Jul.16.2004, page 10 of 13 Timing Chart CLK SPE (CO=SPE) CLR Q PR Q Count 5432103210 3 5 (Initialize of CLR) (Initialize of PR)

Rev.2.00, Jul.16.2004, page 11 of 13 Example of Application Circuit AC Signal Generator for STN Type Liquid Crystal Panel Initialize counter: 50 VCC GND J 0 J 1 J 2 J 3 J 4 J 5 J 6 CLK CLK Q PR SPE CLR J 7 Note: When initializing output D-F/F apply “L”

Rev.2.00, Jul.16.2004, page 12 of 13 Timing Chart Example of AC Signal Generator CLK SPE (CO=SPE) CLR Q PR Q Count 50 49 48 2 1 0 50 1 0 50 1 2 3 49 50 51 52 53 101 102 103 104

Rev.2.00, Jul.16.2004, page 13 of 13 Package Dimensions Package Code JEDEC JEITA Mass (reference value) TTP-16DAV 0.05 g *Ni/Pd/Au plating 0.50 ± 0.100˚ – 8˚ *0.15 ± 0.05 6.40 ± 0.20 0.10

1.10 Max

0.13 M 0.65 16 9 4.40 5.00

5.30 Max

0.07+0.03 –0.04

0.65 Max

1.0 *0.20 ± 0.05 As of January, 2003 Unit: mm

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com). 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan http://www.renesas.com Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Renesas Technology Europe Limited. Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900 Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11 Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836 Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Renesas Technology Singapore Pte. Ltd. 1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001 RENESAS SALES OFFICES © 2004. Renesas Technology Corp., All rights reserved. Printed in Japan. Colophon .1.0