HD-6409883 INTERSIL | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 7

Technical content

Features

  • This Circuit is Processed in Accordance to MIL-STD- 883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1.
  • Converter or Repeater Mode
  • Independent Manchester Encoder and Decoder Operation
  • Static to One Megabit/Sec Data Rate Guaranteed
  • Low Bit Error Rate
  • Digital PLL Clock Recovery
  • On Chip Oscillator
  • Low Operating Power: 50mW Typical at +5V
  • Available in 20 Lead Dual-In-Line and 20 Pad LCC Package

Description

The HD-6409/883 Manchester Encoder-Decoder (MED) is a high speed, low power device manufactured using self- aligned silicon gate technology. The device is intended for use in serial data communication, and can be operated in either of two modes. In the converter mode, the MED con- verts Nonreturn-to-Zero code (NRZ) into Manchester code and decodes Manchester code into Nonreturn-to-Zero code. For serial data communication, Manchester code does not have some of the deficiencies inherent in Nonreturn-to-Zero code. For instance, use of the MED on a serial line elimi- nates DC components, provides clock recovery, and gives a relatively high degree of noise immunity. Because the MED converts the most commonly used code (NRZ) to Manches- ter code, the advantages of using Manchester code are eas- ily realized in a serial data link. In the Repeater mode, the MED accepts Manchester code input and reconstructs it with a recovered clock. This mini- mizes the effects of noise on a serial data link. A digital phase lock loop generates the recovered clock. A maximum data rate of 1MHz requires only 50mW of power. Manchester code is used in magnetic tape recording and in fiber optic communication, and generally is used where data accuracy is imperative. Because it frames blocks of data, the HD-6409/883 easily interfaces to protocol controllers.

Ordering Information

PKG. NO. HD1-6409/883 -55 oC to +125oC CERDIP F20.3 HD4-6409/883 -55 oC to +125oC CLCC J20.A Pinouts HD1-6409/883 (CERDIP) TOP VIEW HD4-6409/883 (CLCC) TOP VIEW 1BZI BOI UDI SD/CDS SDO SRST DCLK NVM RST GND VCC BZO SS ECLK BOO CTS MS OX IX CO SD/CDS SDO SRST NVM DCLK UDI BOI BZI VCC BOO RST GND CO IX OX BZO SS ECLK CTS MS 10 11 12 139 321 2 0 1 9 FN2959.1CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a trademark of Intersil Americas Inc. Copyright © Intersil Americas Inc. 2002. All Rights Reserved

of the device at these or any other conditions above those indicated in the operational sections of this specification is not i mplied.

  1. DBP - Data Bit Period. Clock Rate = 16X, one DBP = 16 Clock Cycles; Clock Rate = 32X; one DBP = 32 Clock Cycles.
  2. The input conditions specified are nominal values, the actual input waveforms transition spans may vary by ±2 IX clock cycles (16X mode)

or ±6 IX clock cycles (32X mode).

  1. The maximum zero crossing tolerance is ±2 IX clock cycles (16X mode) or ±6 IX clock cycles (32X mode) from the nominal.

TABLE 1. HD-6409/883 DC ELECTRICAL PERFORMANCE SPECIFICATIONS

  1. Interchanging of force and sense conditions is permitted.
  2. Tested as follows: f = 16MHz, VIH = 70% VCC, VIL = 20% VCC, VOH ≥ VCC/2, and VOL ≤ VCC/2, VCC = 4.5V and 5.5V.

TABLE 2. HD-6409/883 AC ELECTRICAL PERFORMANCE SPECIFICATIONS

  1. AC Testing as follows: f = 4.0MHz, VIH = 70% VCC, VIL = 20% VCC, Speed Select = 16X; VOH ≥ VCC/2, VOL ≤ VCC/2; VCC = 4.5V

and 5.5V; Input rise and fall times driven at 1 ns/V, Output load = 50pF. TABLE 3. HD-6409/883 ELECTRICAL PERFORMANCE SPECIFICATIONS TABLE 1. HD-6409/883 DC ELECTRICAL PERFORMANCE SPECIFICATIONS (Continued)

  1. The parameters listed in Table 3 are controlled via design or process parameters and are not directly tested.
  2. Guaranteed via characterization at initial device design and after major process and/or design changes.
  3. DBP-Data Bit Period, Clock Rate = 16X, one DBP = 16 Clock Cycles; Clock Rate = 32X, one DBP = 32 Clock Cycles.

TABLE 4. APPLICABLE SUBGROUPS TABLE 3. HD-6409/883 ELECTRICAL PERFORMANCE SPECIFICATIONS (Continued)

NOTES: 1. VCC = 5.5V ±0.5V 2. VIH = 4.5V ±10% 3. VIL = -0.2V to 0.4V 4. R1 = 47k Ω ±5% 5. F0 = 100kHz ±10% 6. F4 = F0/16 HD-6409/883 CLCC 1VCC GND GND A A A A VCC VCC A A GND A GND A GND A VCC A R1 R1 R1R1 VCC A 10 11 12 139 321 2 0 1 9 GND VCC VCC A GND A A A A A GND A GND GND VCC A A HD-6409/883

DIE DIMENSIONS: 88 x 78 x 19 ±1mils METALLIZATION: Type: Silicon - Aluminum Thickness: Metal 1: 8k Å ±1kÅ Metal 2: 16kÅ ±1kÅ GLASSIVATION: Type: Si3N4 • SiOX Thickness: 10kÅ ±2kÅ WORST CASE CURRENT DENSITY: 0.8 x 105 A/cm2 Metallization Mask Layout HD-6409/883 UDI BOI BZI VCC BOO SD/CDS SDO SRST NVM DCLK RST GND CO IX OX MS CTS ECLK SS BZO HD-6409/883