HCC40104BEY

HCC40104B STMICROELECTRONICS | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 12

Technical content

4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER

DESCRIPTION

.MEDIUM-SPEED OPERATION : f CL = 9MHz (typ.) @ VDD = 10V .FULLY STATIC OPERATION .SYNCHRONOUS PARALLEL OR SERIAL OPERATION .THREE-STATE OUTPUTS ( HCC/HCF40104B ) .ASYNCHRONOUS MASTER RESET (HCC/HCF40194B ) .STANDARDIZED, SYMMETRICAL OUTPUT CHARACTERISTICS .QUIESCENT CURRENT AT 20V FOR HCC DE- VICE .5V, 10V, AND 15V PARAMETRIC RATINGS .INPUT CURRENT OF 100nA AT 18V AND 25°C FOR HCC DEVICE .100% TESTED FOR QUIESCENT CURRENT .MEETS ALL REQUIREMENTS OF JEDECTEN- TATIVE STANDARDN °13A, ”STANDARD SPE- CIFICATIONS FOR DESCRIPTION OF ”B” SERIES CMOS DEVICES” June 1989 The HCC40104B, HCC40194B , (extended tem- perature range) and theHCC40104B, HCF40194B (intermediate temperature range) are monolithic in- tegrated circuits, available in 16-lead dual in-line plastic or ceramic package and plastic micro pack- age. TheHCC/HCF 40104B is a universal shift reg- isterfeaturing parallel inputs, parallel outputs, SHIFT RIGHT and SHIFT LEFT serial inputs, and a high-im- pedance third output state allowing the device to be used in bus-organized systems. In the parallel-load mode (S0 and S1 are high), data is loaded into the associated flip-flop and appears at the output after the positive transition of the CLOCK input. During loading, serial data flow is inhibited. Shift-right and shift-left are accomplished synchronously on the positive clock edge with serial data entered at the SHIFT RIGHT and SHIFT LEFT serial inputs, re- spectively. Clearing the register is accomplished by setting both mode controls low and clocking the reg- ister. When the output enable input is low, all outputs assume the high impedance state. The HCC/HCF40194B is a universal shift register featur- ingparallel inputs, parallel outputs SHIFT RIGHTand SHIFT LEFT serial inputs, and a direct overriding clear input. In the parallel-load mode (S0 and S1 are high), data is loaded into the associated flip-flop and EY (Plastic Package) F (Ceramic Package) (Plastic Chip Carrier ) ORDER CODES : HCC401XXB F HCF401XXBEY HCF401XXBC1 PIN CONNECTIONS 40104B 40194B

Symbol Parameter Value Unit V DD * Supply Voltage :HCC Types HCF Types – 0.5 to + 20 – 0.5 to + 18 V V V i Input Voltage – 0.5 to V DD + 0.5 V II DC Input Current (any one input) ± 10 mA P tot Total Power Dissipation (per package) Dissipation per Output Transistor for T op = Full Package-temperature Range 200 100 mW mW T op Operating Temperature :HCC Types HCF Types – 55 to + 125 –4 0t o+8 5 T stg Storage Temperature – 65 to + 150 °C 40104B 40194B Stresses above those listed under ”Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sec- tions of this specification is not implied. Exposure to absolute maximum rating conditions for external periods may affect device reliability. * All voltages values are referred to V SS pin voltage. appears at the output after the positive transition of the CLOCK input. During loading, serial data flow is inhibited. Shift right and shift left are accomplished synchronously on the positive clock edge with data entered at the SHIFT RIGHT and SHIFT LEFT serial inputs, respectively. Clocking of the register is in- hibited when both mode control inputs are low. When low, the RESET input resets all stages and forces all outputs low. TheHCC/HCF40194B is similar to in- dustry types 340194 and MC40194. RECOMMENDED OPERATING CONDITIONS Symbol Parameter Value Unit V DD Supply Voltage :HCC Types HCF Types 3t o1 8 3t o1 5 V V V I Input Voltage 0 to V DD V T op Operating Temperature :HCC Types HCF Types – 55 to + 125 –4 0t o+8 5 HCC/HCF40104B/40194B

STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions) Test Conditions Value V I V O |IO |V DD T Low * 25 °CT High *Symbol Parameter Unit IL Quiescent Current HCC Types 0/ 5 5 5 0.04 5 150 µA 0/10 10 10 0.04 10 300 0/15 15 20 0.04 20 600 0/20 20 100 0.08 100 3000 HCF Types 0/ 5 5 20 0.04 20 150 0/10 10 40 0.04 40 300 0/15 15 80 0.04 80 600 V OH Output High Voltage 0/ 5 < 1 5 4.95 4.95 4.95 V0/10 < 1 10 9.95 9.95 9.95 0/15 < 1 15 14.95 14.95 14.95 V OL Output Low Voltage 5/0 < 1 5 0.05 0.05 0.05 V10/0 < 1 10 0.05 0.05 0.05 15/0 < 1 15 0.05 0.05 0.05 V IH Input High Voltage V1/9 < 1 10 7 7 7 1.5/13.5 < 1 15 11 11 11 V IL Input Low Voltage V9/1 < 1 10 3 3 3 13.5/1.5 < 1 15 4 4 4 IOH Output Drive Current HCC Types mA HCF Types I OL Output Sink Current HCC Types 0/ 5 0.4 5 0.64 0.51 1 0.36 mA HCF Types 0/ 5 0.4 5 0.52 0.44 1 0.36 I IH,IIL Input Leakage Current HCC Types 0/18 Any Input µA HCF Types C I Input Capacitance Any Input 5 7.5 pF *T LOW =–5 5 °Cf o rHCC device : – 40°Cf o rHCF device. *T HIGH =+1 2 5°Cf o rHCC device : + 85°Cf o rHCF device. The noise Margin for both ”1” and ”0” level is : 1V min. with VDD = 5V, 2V min. with VDD = 10V, 2.5 min. with VDD =1 5 V HCC/HCF40104B/40194B

DYNAMIC ELECTRICAL CHARACTERISTICS (Tamb =2 5°C, CL = 50pF, RL = 200kΩ , typical temperature coefficient for all VDD values is 0.3%/°C, all input rise and fall time = 20ns) Test Conditions ValueSymbol Parameter V DD (V) Min. Typ. Max. Unit tPLH ,tPHL Propagation Delay Time Clock to Q 52 2 0 4 4 0 ns10 100 200 15 70 140 tPZH ,tPZL , tPLZ 3-state Outputsn High Impedance 58 0 1 6 0 ns10 35 70 15 25 50 tPH Z 54 5 9 0 ns10 25 50 15 20 40 tTHL ,tTLH Transition Time 5 100 200 ns10 50 100 15 40 80 tsetup Setup Time D0,D3,SR, SL to Clock 58 0 1 0 0 ns10 35 70 15 20 50 S0, S1 to Clock 5 200 400 ns10 110 220 15 65 130 thold Hold Time D0,D3,SR, SL to Clock 5– 6 5 0 ns10 – 25 0 15 – 15 0 S0, S1 to Clock 5 – 170 0 ns10 – 95 0 15 – 55 0 tW Clock Pulse Width 5 90 180 ns10 40 180 15 25 50 fCL Clock Input Frequency 5 3 6 MHz10 6 12 15 8 15 tr,tf Clock Input Rise or Fall Time 5 1000 µs10 100 15 100 tW Reset Pulse Width* 5 150 300 ns10 100 200 15 70 140 tPRHL Propagation Delay Reset* 5 230 460 ns10 90 180 15 65 130 n For 40104B series only * For 40194 B series only. HCC/HCF40104B/40194B

Output Low (sink) Current Characteristics. Output High (source) Current Characteristics. Typical Propaga tion Delay Time vs. Load Capacit- ance. Typical Transition Time vs. Load Capacitance. TRUTH TABLES 40104B Mode SelectClock s S0 S1 Output Enable Action –/– 0 0 1 Reset –/– 10 1 Shift Right (Q0 toward Q3) –/– 01 1 Shift Left (Q3 toward Q0) –/– 1 1 1 Parallel Load XX X0 Operations occur as shown above, but outputs assume high impedance 40194B Mode SelectClock S0 S1 Reset Action X 0 0 1 No Change –/– 10 1 Shift Right (Q0 toward Q3) –/– 01 1 Shift Left (Q3 toward Q0) –/– 1 1 1 Parallel Load X X X 0 Reset 1=High level X= Don’t care 0=Low level Δ = Level change HCC/HCF40104B/40194B

Typical Dynamic Power Dissipation vs. Frequency. TEST CIRCUITS Quiescent Device Current. Input Leakage Current. Input Voltage. Dynamic Power Dissipation. HCC/HCF40104B/40194B

Plastic DIP16 (0.25) MECHANICAL DATA DIM. mm inch a1 0.51 0.020 B 0.77 1.65 0.030 0.065 b 0.5 0.020 b1 0.25 0.010 D 20 0.787 E 8.5 0.335 e 2.54 0.100 e3 17.78 0.700 F 7.1 0.280 I 5.1 0.201 L 3.3 0.130 Z 1.27 0.050 P001C HCC/HCF40104B/40194B

Ceramic DIP16/1 MECHANICAL DATA DIM. mm inch A 20 0.787 B 7 0.276 D 3.3 0.130 E 0.38 0.015 e3 17.78 0.700 F 2.29 2.79 0.090 0.110 G 0.4 0.55 0.016 0.022 H 1.17 1.52 0.046 0.060 L 0.22 0.31 0.009 0.012 M 0.51 1.27 0.020 0.050 N 10.3 0.406 P 7.8 8.05 0.307 0.317 Q 5.08 0.200 P053D HCC/HCF40104B/40194B

DIM. mm inch A 9.78 10.03 0.385 0.395 B 8.89 9.04 0.350 0.356 D 4.2 4.57 0.165 0.180 d1 2.54 0.100 d2 0.56 0.022 E 7.37 8.38 0.290 0.330 e 1.27 0.050 e3 5.08 0.200 F 0.38 0.015 G 0.101 0.004 M 1.27 0.050 M1 1.14 0.045 P027A HCC/HCF40104B/40194B

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsability for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specificationsmentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronicsproducts are not authorized foruse ascritical componentsin life support devices or systems without express written approval of SGS-THOMSON Microelectonics.  1994 SGS-THOMSON Microelectronics - All Rights Reserved SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A HCC/HCF40104B/40194B