HC5504B INTERSIL | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 9

Technical content

Features

  • Pin for Pin Replacement for the HC-5504
  • Capable of 5V or 12V (V B+) Operation
  • Monolithic Integrated Device
  • DI High Voltage Process
  • Compatible With Worl dwide PBX Performance Requirements
  • Controlled Supply of Battery Feed Current for Short Loops (41mA)
  • Internal Ring Relay Driver
  • Allows Interfacing With Negative Superimposed Ringing Systems
  • Low Power Consumption During Standby
  • Switch Hook Ground Key and Ring Trip Detection Functions
  • Selective Denial of Power to Subscriber Loops
  • Pb-free Available

Applications

  • Solid State Line Interface Circuit for Analog and Digital PBX Systems
  • Direct Inward Dial (DID) Trunks
  • Voice Messaging PBXs
  • Related Literature - AN549, The HC-5502S/4X Telephone Subscriber Line Interface Circuits (SLIC) - AN571, Using Ring Sync with HC-5502A and HC-5504 SLICs

Ordering Information

TEMP. RANGE (°C) PACKAGE PKG. DWG. # HC9P5504B-5 0 to 75 24 Ld SOIC M24.3 HC9P5504B-5Z (Note) 0 to 75 24 Ld SOIC (Pb-free) M24.3 HC9P5504B-5ZX96 (Note) 0 to 75 24 Ld SOIC (Pb-free) Tape and Reel M24.3 NOTE: Intersil Pb-free products em ploy special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which is compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J Std-020B.1 TIP RING DG RS TF RF BG TX +IN AG OUT VB+ RX -IN RC PD GKD SHD RD RFS VB- Data Sheet July 2004

Absolute Maximum Ratings (Note 1) Thermal Information Maximum Continuous Supply Voltages Operating Conditions Operating Temperature Range Thermal Resistance (Typical, Note 2) θJA (°C/W) (SOIC - Lead Tips Only) Die Characteristics CAUTION: Stresses above those listed in “Abs olute Maximum Ratings” may cause permanent dam age to the device. This is a stress o nly rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. NOTES: 1. Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied. 2. θJA is measured with the component mounted on an evaluation PC board in free air. Electrical Specifications Unless Otherwise Specified, VB- = -48V, VB+ = 12V and 5V, AG = BG = DG = 0V, Typical Parameters TA = 25°C. Min-Max Parameters are Over Operating Temperature Range PARAMETER CONDITIONS MIN TYP MAX UNITS On Hook Power Dissipation I LONG = 0 (Note 3), VB+ = 12V - 170 235 mW Off Hook Power Dissipation R L = 600Ω, ILONG = 0 (Note 3), VB+ = 12V - 425 550 mW Off Hook IB+R L = 600Ω, ILONG = 0 (Note 3), TA = -40°C - - 6.0 mA Off Hook IB+R L = 600Ω, ILONG = 0 (Note 3), TA = 25°C - - 5.3 mA Off Hook IB-R L = 600Ω, ILONG = 0 (Note 3) - 35 41 mA Off Hook Loop Current R L = 1200Ω, ILONG = 0 (Note 3) - 21 - mA Off Hook Loop Current R L = 1200Ω, VB- = -42V, ILONG = 0 (Note 3) TA = 25°C 17.5 - - mA Off Hook Loop Current R L = 200Ω, ILONG = 0 (Note 3) 36 41 48 mA Fault Currents TIP to Ground -1 4- m A RING to Ground -5 5- m A TIP to RING -4 1- m A TIP and RING to Ground -5 5- m A Ring Relay Drive VOL IOL = 62mA - 0.2 0.5 V Ring Relay Driver Off Leakage V RD = 12V, RC = 1 = HIGH, TA = 25°C - - 100 µA Ring Trip Detection Period R L = 600Ω - 2 3 Ring Cycles Switch Hook Detection Threshold SHD = VOL 10 - - mA SHD = VOH --5 m A Ground Key Detection Threshold GKD = VOL 20 - - mA GKD = VOH -- 1 0 m A HC-5504B

Loop Current During Power Denial R L = 200Ω - ±2- m A Dial Pulse Distortion 0-5 m s Receive Input Impedance (Note 3) - 110 - k Ω Transmit Output Impedance (Note 3) - 10 20 Ω 2-Wire Return Loss Referenced to 600 Ω + 2.16µF (Note 3) SRL LO -1 5 . 5- d B ERL -2 4-d B SRL HI -3 1-d B Longitudinal Balance 1V RMS 200Hz - 3400Hz (Note 3) IEEE Method 0°C ≤ TA ≤ 75°C2-Wire Off Hook 58 65 - dB 2-Wire On Hook 60 63 - dB 4-Wire Off Hook 50 58 - dB Low Frequency Longitudinal Balance R.E.A. Method (Note 3), R L = 600Ω 0°C ≤ TA ≤ 75°C - - 23 dBrnC -- - 6 7 d B m 0 p Insertion Loss at 1kHz, 0dBm Input Level, Referenced 600 Ω 2-Wire to 4-Wire, 4 Wire to 2-Wire - ±0.05 ±0.2 dB Frequency Response 200Hz - 3400Hz Referenced to Absolute Loss at 1kHz and 0dBm Signal Level (Note 3) - ±0.02 ±0.05 dB Idle Channel Noise (Note 3) 2-Wire to 4-Wire, 4 Wire to 2-Wire -15 d B r n C - -89 -85 dBm0p Absolute Delay (Note 3) 2-Wire to 4-Wire, 4 Wire to 2-Wire --2 m s Trans Hybrid Loss Balance Network Set Up for 600 Ω Termination at 1kHz 36 40 - dB Overload Level V B+ = +5V 1.5 - - V PEAK 2-Wire to 4-Wire, 4 Wire to 2-Wire V B+ = 12V 1.75 - - V PEAK Level Linearity At 1kHz Referenced to 0dBm Level (Note 3) 2-Wire to 4-Wire, 4 Wire to 2-Wire +3 to -40dBm - - ±0.05 dB -40 to -50dBm - - ±0.1 dB -50 to -55dBm - - ±0.3 dB Power Supply Rejection Ratio (Note 3) VB+ to 2-Wire 30 - 60Hz, R L = 600Ω 15 - - dB VB+ to Transmit 15 - - dB VB- to 2-Wire 15 - - dB VB- to Transmit 15 - - dB Electrical Specifications Unless Otherwise Specified, VB- = -48V, VB+ = 12V and 5V, AG = BG = DG = 0V, Typical Parameters TA = 25°C. Min-Max Parameters are Over Operating Temperature Range (Continued) PARAMETER CONDITIONS MIN TYP MAX UNITS HC-5504B

VB+ to 2-Wire 200 - 16kHz, R L = 600Ω 30 - - dB VB+ to Transmit 30 - - dB VB- to 2-Wire 30 - - dB VB- to Transmit 30 - - dB Logic Input Current (RS, RC, PD)0 V ≤ VIN ≤ 5V - - ±100 µA Logic Inputs Logic ‘0’ VIL -- 0 . 8 V Logic ‘1’ VIH 2.0 - 5.5 V Logic Outputs Logic ‘0’ VOL ILOAD 800µA, VB+ = 12V, 5V - 0.1 0.5 V Logic ‘1’ VOH ILOAD 80µA, VB+ = 12V 2.7 5.0 5.5 V ILOAD 40µA, VB+ = 5V 2.7 - 5.0 V Electrical Specifications Unless Otherwise Specified, VB- = -48V, VB+ = 12V and 5V, AG = BG = DG = 0V, Typical Parameters TA = 25°C. Min-Max Parameters are Over Operating Temperature Range (Continued) PARAMETER CONDITIONS MIN TYP MAX UNITS Uncommitted Op Amp Specifications PARAMETER CONDITIONS MIN TYP MAX UNITS Input Offset Voltage - ±5- m V Input Offset Current - ±10 - nA Input Bias Current -2 0- n A Differential Input Resistance (Note 3) - 1 - M Ω Output Voltage Swing R L = 10K, VB+ = 12V - ±6.2 ±6.6 V PEAK RL = 10K, VB+ = 5V - ±3- V PEAK Output Resistance A VCL = 1 (Note 3) - 10 - Ω Small Signal GBW (Note 3) - 1 - MHz NOTES: 3. These parameters are controlled by design or process parameters and are not directly tested. These parameters are characterized upon initial design release, upon design changes which would affect these characteristics, and at intervals to assure product quality and specification compliance. 4. I LONG = Longitudinal Current. HC-5504B

24 PIN

1 TIP An analog input connected to the TIP (more posit ive) side of the subscriber loop through a 150Ω feed resistor and a ring relay contact. Functions with the Ring terminal to receive voice signals from the telephone and for loop monitoring purposes. 2 RING An analog input connected to the RING (mor e negative) side of the subscriber loop through a 150Ω feed resistor and a ring relay contact. Functions with the Tip terminal to receive voice signals from the telephone and for loop monitoring purposes. 3 RFS Senses ring side of loop for ground key and ring trip detecti on. During ringing, the ring signal is inserted into the line at this node and RF is isolated from RFS via a relay. 4V B+ Positive Voltage Source - Most positive supply. V B+ is typically 12V or 5V. 5C 3 Capacitor #3 - An external capacitor to be connected between this terminal and analog ground. Required for proper operation of the loop current limiting function, and for filtering VB-. Typical value is 0.3µF, 30V. 6D G (Note 5) Digital Ground - To be connected to zero potential and serves as a reference for all digital inputs and outputs on the SLIC microcircuit. 7 RS Ring Synchronization Input - A TTL-compatible clock inpu t. The clock should be arranged such that a positive pulse transition occurs on the zero crossing of the ring voltage source, as it appears at the RFS terminal. For Tip side injected systems, the RS pulse should occur on the negative going zero crossing and for Ring injected systems, on the positive going zero crossing. This ensures that the ring relay activates and deactivates when the instantaneous ring voltage is near zero. If synchronization is not required, the pin should be tied to 5V. 8R D Relay Driver - A low active open collector logic output. When enabled, the external ring relay is energized. 9 TF Tip Feed - A low impedance analog output connected to the TIP terminal through a 150 Ω feed resistor. Functions with the RF terminal to provide loop current, feed voice signals to the telephone set, and sink longitudinal current. 10 RF Ring Feed - A low impedance analog output connec ted to the RING terminal through a 150Ω feed resistor. Functions with the TF terminal to provide loop current, feed voice signals to the telephone set, and sink longitudinal current. 11 V B- Negative Voltage Source - Most negative supply. V B- is typically -48V with an operational range of -42V to -58V. Frequently referred to as “battery”. 12 BG (Note 5) Battery Ground - To be connected to zero potential. All loop current and some quiescent current flows into this ground terminal. 13 SHD Switch Hook Detection - A low active LS TTL - compatible logic output. This output is enabled for loop currents exceeding 10mA and disabled for loop currents less than 5mA. 14 GKD Ground Key Detection - A low active LS TTL - compatible logic output. This output is enabled if the DC current into the ring lead exceeds the DC current out of the tip lead by more than 20mA, and disabled if this current difference is less than 10mA. 15 PD Power Denial - A low active TTL - Compatible logic input. When enabled, the switch hook detect (SHD) and ground key detect (GKD) are not necessarily valid, and the relay driver (RD) output is disabled. 16 RC Ring Command - A low active TTL - Compatible logic input. When enabled, the relay driver (RD) output goes low on the next high level of the ring sync (RS) input, as long as the SLIC is not in the power denial state (PD = 0) or the subscriber is not already off- hook (SHD = 0). 17 C 2 Capacitor #2 - An external capacitor to be connected between this terminal and digital ground. Prevents false ground key indications from occurring during ring trip detection. Typical value is 0.15µF, 10V. This capacitor is not used if ground key function is not required and (Pin 17) may be left open or connected to digital ground. 18 OUT The analog output of the spare operational amplifier. The output voltage swing is typically ±5V. 19 -IN The inverting analog input of the spare operational amplifier. 20 +IN The non-inverting analog input of the spare operational amplifier. HC-5504B

21 RX Receive Input, 4-Wire Side - A high impedance analog input whic h is internally biased. Capacitive coupling to this input is required. AC signals appearing at this input differentially drive the Tip feed and Ring feed terminals, which in turn drive tip and ring through 300Ω of feed resistance on each side of the line. 22 C 4 Capacitor #4 - An external capacitor to be connected between this terminal and analog ground. This capacitor prevents false ground key indication and false ring trip detection from occurring when longitudinal currents are induced onto the subscriber loop from near by power lines and other noise sources. This capacitor is also required for the proper operation of ring trip detection. Typical value is 0.5µF, to 1.0µF, 20V. This capacitor should be nonpolarized. 23 AG (Note 5) Analog Ground - To be connected to zero potential and serves as a reference for the transmit output (TX) and receive input (RX) terminals. 24 TX Transmit Output, 4-Wire Side - A low impedance analog out put which represents the differential voltage across Tip and Ring. Transhybrid balancing must be performed (using the SLIC microcircuit’s spare op amp) beyond this output to completely implement two to four wire conversion. This output is unbalanced and referenced to analog ground. Since the DC level of this output varies with loop current, capacitive coupling to the next stage is essential. NC No internal connection. Pin Descriptions (Continued)

2 WIRE

150Ω RING 150Ω RF BG 150Ω TF TIP RD RC RS RING SYNC RING COMMAND RING TRIP SHD GKD OUT RX RECEIVE INPUT SLIC MICROCIRCUIT 1/2 RING RELAY VB- RING VOLTAGE RFS 1/2 RING RELAY 150Ω SWITCH HOOK DETECTION GROUND KEY DETECTION BATTERY FEED LOOP CURRENT LIMITER DIFF AMP TX TRANSMIT OUTPUT+ OP AMP +IN -IN HC-5504B

Pin Numbers for SOIC Package VB2 VB1 VB2 VB3 VB4 VB5 +5V IB1 IB2 IB3 IB4 IB5 IB6 IB7 IB8 VBAT IB9 IB10 IB11 VB+ VB+ A-100 TRANSV’L I/V AMP IB6 R11 VB+ R10 R22 R23 R16 R15 VBAT VBAT R12 VBAT VB+ A-200 LONG’L I/V AM P IB7 R20 VBAT VB+ A-400 TIP FEED AMP IB4 RING FEED SENSE VBAT VBAT VB4 IB8 RING TRIP DETECTOR SWITCH HOOK VB1 IB6 R18 DETECTOR VB+ QD28QD27 VBAT - + GND SHORTS CURRENT LIMITING IB1 VB3 THERMAL LIMITING VB5 STTL AND LOGIC INTERFACE RFC SH GK VB5- IB2 LOAD CURRENT LIMITING R14 R13 VBAT VBAT/2 REFERENCE R21 VBAT A-300 RING FEED AMP IB5 RING RF TIP TF RX C4 VBAT BAT ANA DIG VB+GND GND GND 21 22 11 12 23 6 4 + - OUT 20 19 18 VBAT IB3 VB+ VB+5V IB10 VBAT PD RC SHD GKD TXC3 RS RD 87245 R17 VB2 VB+ R19 VBAT QD3 QD36 VOLTAGE AND CURRENT BIAS NETWORK A-500 OP AMP HC-5504B

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, soft ware and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that da ta sheets are current before placing orders. Information furnishe d by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com Overvoltage Protection and Longitudinal Current Protection The SLIC device, in conjunction with an external protection bridge, will withstand high voltage lightning surges and power line crosses. High voltage surge conditions are as specified in Table 1. The SLIC will withstand longitudinal currents up to a maximum or 30mA RMS, 15mARMS per leg, without any performance degradation. LOGIC GATE SCHEMATIC Schematic Diagram (Continued) A B C C B A TTL TO STTL TTL TO STTL TTL TO STTL TO R21 GKDSHDRDPDRCRS TTL TO STTL TTL TO STTL DELAY LOGIC BIAS RELAY DRIVER SH GK 11 14 SCHOTTKY LOGIC TABLE 1. PARAMETER TEST CONDITION PERFORMANCE (MAX) UNITS Longitudinal Surge 10µs Rise/ ±1000 (Plastic) V PEAK 1000µs Fall ±500 (Ceramic) V PEAK Metallic Surge 10 µs Rise/ ±1000 (Plastic) V PEAK 1000µs Fall ±500 (Ceramic) V PEAK T/GND 10 µs Rise/ ±1000 (Plastic) V PEAK R/GND 1000 µs Fall ±500 (Ceramic) V PEAK 50/60Hz Current T/GND 11 Cycles 700 (Plastic) V RMS R/GND Limited to 10ARMS 350 (Ceramic) V RMS HC-5504B

FIGURE 1. TYPICAL LINE CIRCUIT APPLICATION WITH THE MONOLITHIC SLIC C4 = 0.5µF to 1.0µF, 10%, 20V (Should be nonpolarized). C6 = C7 = 0.5µF (10% Match Required) (Note 7). value) ZB = 0 for 600Ω Terminations (Note 7). Z1 = 150V to 200V transient protection. PTC used as ring generator ballast.

  1. Secondary protection diode bridge recommended is a 2A, 200V type.
  2. To obtain the specified transhybrid loss it is necessary for the three legs of the balance network, C6-R1 and R2 and C7-ZB-R3, to match in
  3. All grounds (AG, BG, and DG) must be applied before V B+ or VB-. Failure to do so may result in premature failure of the part. If a user wishes

to run separate grounds off a line card, the AG must be applied first.

  1. Application shows Ring Injected Ringing, Bal anced or Tip injected configuration may be used.
  2. Pin numbers given for SOIC package.