DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 15

Technical content

Features

 Bi-Directional Interface between Any Two Levels: 1.65V to 5.5V  Direction Control not Needed  System GPIO Resources Not Required when OE Tied to VCCA  I2C 400pF Buffer / Repeater  I2C-Bus® Isolation  A/B Port VOL = 175mV (Typical), VIL = 150mV, IOL = 6mA  Open-Drain Inputs / Outputs  Accommodates Standard-Mode and Fast-Mode I2C-Bus Devices  Supports I2C Clock Stretching & Multi-Master  Fully Configurable: Inputs and Outputs Track VCC  Non-Preferential Power-Up; Either VCC May Be Powered-Up First  Outputs Switch to 3-State if Either VCC is at GND  Tolerant Output Enable: 5V  Packaged in 12-Lead Ultrathin MLP (1.8mm x 1.8mm)  ESD Protection Exceeds: - 5kV HBM ESD (per JESD22-A114) - 2kV CDM (per JESD22-C101)

Description

The FXMA2104 is a 4-bit high-performance, configurable dual-voltage supply, open-drain translator for bi-directional voltage translation over a wide range of input and output voltages levels. Intended for use as a voltage translator in applications using the I 2C-Bus® interface, the input and output voltage levels are compatible with I 2C device specification voltage levels. External pull-up resistors are required. The device is designed so t hat the A port tracks the VCCA level and the B port tracks the V CCB level. This allows for bi-directional A/B port voltage translation between any two levels from 1.65V to 5.5V. V CCA can equal VCCB from 1.65V to 5.5V. Non-preferential power-up means either V CC can be powered-up first. Internal power-down control circuits place the device in 3-state if either VCC is removed. The two ports of the devic e have automatic direction- sense capability. Either port may sense an input signal and transfer it as an output signal to the other port.

Ordering Information

FXMA2104UMX -40 to +85°C BX 12-Lead, Ultrathin, MLP, 1.8mm x 1.8mm 5000 Units on Tape and Reel

Figure 1. Block Diagram, 1 of 4 Channels

Figure 2. UMLP (Top-Through View)

1 V CCB B-Side Power Supply

2 V CCA A-Side Power Supply

7 GND Ground

8 OE Output Enable Input

  1. If the OE pin is driven LOW, t he FXMA2104 is disabled and the A0, A1, A2, A3, B0, B1, B2 and B3 pins (including

dynamic drivers) are forced into 3-state.

© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com FXMA2104 • Rev. 1.0.1 4 FXMA2104 — Dual-Supply, 4-Bit Voltage Translator / Buffer / Repeater / for Open-Drain Applications Absolute Maximum Ratings Stresses exceeding the Absolute Maximum Ratings may damage the device. The device may not function or be operable above the recommended operating conditions and st ressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. Symbol Parameter Min. Max. Units VCCA, VCCB Supply Voltage -0.5 7.0 V VIN DC Input Voltage A Port -0.5 7.0 B Port -0.5 7.0 Control Input (OE) -0.5 7.0 VO Output Voltage (2) An Outputs 3-State -0.5 7.0 V Bn Outputs 3-State -0.5 7.0 An Outputs Active -0.5 V CCA + 0.5V Bn Outputs Active -0.5 V CCB + 0.5V IIK DC Input Diode Current At V IN < 0V -50 mA IOK DC Output Diode Current At VO < 0V -50 mA At VO > VCC +50 IOH / IOL DC Output Source/Sink Current -50 +50 mA ICC DC V CC or Ground Current per Supply Pin ±100 mA PD Power Dissipation At 400KHz 0.129 mW TSTG Storage Temperature Range -65 +150 °C ESD Electrostatic Discharge Capability Human Body Model, JESD22-A114 5 kV Charged Device Mode, JESD22-C101 2 Note: 2. I O absolute maximum rating must be observed. Recommended Operating Conditions The Recommended Operatin g Conditions table de fines the conditions for act ual device operatio n. Recommended operating conditions are specified to en sure optimal performance to the datash eet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings. Symbol Parameter Min. Max. Units VCCA, VCCB Power Supply Operating 1.65 5.50 V VIN Input Voltage A Port 0 5.5 V B Port 0 5.5 Control Input (OE) 0 V CCA ΘJA Thermal Resistance 301.5 C°/W TA Free Air Operating Temperature -40 +85 °C Note: 3. All unused inputs and I/O pins must be held at V CCI or GND, VCCI is the VCC associated with the input side.

capability of the device driving the OE pin.

  1. Apply power to the first VCC.
  2. Apply power to the second VCC.
  3. Drive the OE input HIGH to enable the device.
  4. Drive OE input LOW to disable the device.
  5. Remove power from either VCC.
  6. Remove power from other VCC.
  7. Alternatively, the OE pin can be hardwired to V CCA

either VCC can be powered up or down first. Figure 3. Application Circuit

is beneficial when an I 2C buffer / repeater is required. logic LOW of 0.4V to the master. competitor, given a 0.4V VIL. Figure 5. V OL vs. IOL

forever; however, this condition shuts down the I 2C bus. between the master and slave #1. forces all I/Os on both its A and B ports into 3-state. between the master and slave #1 remains undisturbed. Figure 6. Bus Isolation

© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com FXMA2104 • Rev. 1.0.1 9 FXMA2104 — Dual-Supply, 4-Bit Voltage Translator / Buffer / Repeater / for Open-Drain Applications TA = –40°C to +85°C. Symbol Parameter Condition V CCA (V) V CCB (V) Min. Max. Unit VIHA High Level Input Voltage A V VIHB High Level Input VILA Low Level Input Voltage A V VILB Low Level Input VOL Low Level Output Voltage VIL = 0.15V IOL = 6mA IL Input Leakage Current Control Input OE, VIN = VCCA or GND 1.65–5.50 1.65–5.50 ±1 µA IOFF Power-Off Leakage Current An VIN or VO = 0V to 5.5V 0 5.50 ±2 µA Bn VIN or VO = 0V to 5.5V 5.50 0 ±2 IOZ 3-State Output Leakage(6) An, Bn VO = 0V to 5.5V, OE = VIL 5.50 5.50 ±2 µA An VO = 0V to 5.5V, OE = Don’t Care 5.50 0 ±2 Bn VO = 0V to 5.5V, OE = Don’t Care 0 5.50 ±2 ICCA/B Quiescent Supply Current(7,8) VIN = VCCI or GND, IO = 0 1.65–5.50 1.65–5.50 5 µA ICCZ Quiescent Supply Current(7) VIN = VCCI or GND, IO = 0, OE = VIL 1.65–5.50 1.65–5.50 5 µA ICCA Quiescent Supply Current(6) VIN = 5.5V or GND, IO = 0, OE = Don’t Care, Bn to An 0 1.65–5.50 -2 µA 1.65–5.50 0 2 ICCB Quiescent Supply Current(6) VIN = 5.5V or GND, IO = 0, OE = Don’t Care, An to Bn 1.65–5.50 0 -2 µA 0 1.65–5.50 2 Notes: 5. This table contains the output vo ltage for static conditions. Dynamic drive specifications are given in Dynamic Output Electrical Characteristics. 6. “Don’t Care” indicates any valid logic level. 7. V CCI is the VCC associated with the input side. 8. Reflects current per supply, V CCA or VCCB.

© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com FXMA2104 • Rev. 1.0.1 10 FXMA2104 — Dual-Supply, 4-Bit Voltage Translator / Buffer / Repeater / for Open-Drain Applications Dynamic Output Electrical Characteristics Output Rise / Fall Time Output load: CL = 50pF, RPU = 2.2kΩ, push / pull driver, and TA = -40°C to +85°C. Symbol Parameter VCCO (10) Typical trise Output Rise Time; A Port, B Port (11) 3 4 5 7 ns tfall Output Fall Time; A Port, B Port (12) 11 8 6 4 ns Notes: 9. Output rise and fall times guaranteed by design si mulation and characterization; not production tested. 10. V CCO is the VCC associated with the output side. 11. See Figure 11. 12. See Figure 12. Maximum Data Rate(13) Output load: CL = 50pF, RPU = 2.2kΩ, push-pull driver, and TA = -40°C to +85°C. VCCA Direction VCCB Minimum 4.5V to 5.5V A to B 26 20 16 9 MHz B to A 26 20 16 9 3.0V to 3.6V A to B 26 20 16 9 MHz B to A 26 20 16 9 2.3V to 2.7V A to B 26 20 16 9 MHz B to A 26 20 16 9 1.65V to 1.95V A to B 26 20 16 9 MHz B to A 26 20 16 9 Note: 13. F-toggle guaranteed by design simulation; not production tested.

© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com FXMA2104 • Rev. 1.0.1 11 FXMA2104 — Dual-Supply, 4-Bit Voltage Translator / Buffer / Repeater / for Open-Drain Applications AC Characteristics(17) Output Load: CL = 50pF, RPU = 2.2kΩ, and TA = -40°C to +85°C. Symbol Parameter VCCB VCCA = 4.5 to 5.5V tPLH A to B 1 3 1 3 1 3 1 3 ns B to A 1 3 2 4 3 5 4 7 tPHL A to B 2 4 3 5 4 6 6 7 ns B to A 2 4 2 5 2 6 5 7 tPZL OE to A 4 5 6 10 5 9 7 15 ns OE to B 3 5 4 7 5 8 10 15 tPLZ OE to A 65 100 65 105 65 105 65 105 ns OE to B 5 9 6 10 7 12 9 16 tskew A Port, B Port (14) VCCA = 3.0 to 3.6V tPHL A to B 2 4 2 4 2 5 6 7 ns B to A 2 4 2 4 2 5 3 5 tPZL OE to A 4 8 5 9 6 11 7 15 ns OE to B 4 8 6 9 8 11 10 14 tPLZ OE to A 100 115 100 115 100 115 100 115 ns OE to B 5 10 4 8 5 10 9 15 VCCA = 2.3 to 2.7V tPHL A to B 2 5 2 5 2 5 5 6 ns B to A 2 5 2 5 2 5 3 6 tPLZ OE to A 100 115 100 115 100 115 100 115 ns OE to B 65 110 65 110 65 115 12 25 VCCA = 1.65 to 1.95V tPHL A to B 5 8 3 7 3 7 8 9 ns B to A 4 8 3 7 3 7 3 7 tPZL OE to A 11 15 11 14 14 28 14 23 ns OE to B 6 14 6 14 6 14 9 19 tPLZ OE to A 75 115 75 115 75 115 75 115 ns OE to B 75 115 75 115 75 115 75 115 Note: 14. Skew is the variation of propagatio n delay between output signals and applies only to output signals on the same port (An or Bn) and switching with the same polarity (LOW-to-HIGH or HIGH-to-LOW) (see Figure 14). Skew is guaranteed, but not tested. 15. AC Characteristic is guaranteed by Design and Characterization.

Figure 7. AC Test Circuit Table 1. Propagation Delay Table (17) Table 2. AC Load Table

Figure 15. 12-Lead Ultrat hin MLP, 1.8mm x 1.8mm warranty therein, which covers Fairchild products. http://www.fairchildsemi.com/packaging/. B. DIMENSIONS ARE IN MILLIMETERS. E. DRAWING FILENAME: MKT-UMLP12Arev4.

0.10 CAB

© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com FXMA2104 • Rev. 1.0.1 15 FXMA2104 — Dual-Supply, 4-Bit Voltage Translator / Buffer / Repeater / for Open-Drain Applications