FSYE923A0D INTERSIL | Alldatasheet

Document overview

  • Manufacturer or author: Provided By alldatasheet.com(free datasheet download site)
  • PDF pages: 8

Technical content

Features

  • 6A, -200V, rDS(ON) = 0.650Ω
  • Total Dose - Meets Pre-RAD Specifications to 100K RAD (Si)
  • Single Event - Safe Operating Area Curve for Single Event Effects - SEE Immunity for LET of 36MeV/mg/cm 2 with VDS up to 80% of Rated Breakdown and VGS of 10V Off-Bias
  • Dose Rate - Typically Survives 3E9 RAD (Si)/s at 80% BVDSS - Typically Survives 2E12 if Current Limited to IDM
  • Photo Current - 3.0nA Per-RAD (Si)/s Typically
  • Neutron - Maintain Pre-RAD Specifications for 1E13 Neutrons/cm2 - Usable to 1E14 Neutrons/cm2 Symbol Packaging SMD.5

Ordering Information

RAD LEVEL SCREENING LEVEL PART NUMBER/BRAND 10K Commercial FSYE923A0D1 10K TXV FSYE923A0D3 100K Commercial FSYE923A0R1 100K TXV FSYE923A0R3 100K Space FSYE923A0R4 G D S Data Sheet June 2000 CAUTION: These devices are sensitive to electrostatic discharge; follow proper ESD Handling Procedures. 1-888-INTERSIL or 321-724-7143| Intersil and Design is a trademark of Intersil Corporation.| Copyright © Intersil Corporation 2000

Absolute Maximum Ratings TC = 25oC, Unless Otherwise Specified FSYE923A0D, FSYE923A0R UNITS Continuous Drain Current Maximum Power Dissipation (Distance >0.063in (1.6mm) from Case, 10s Max) 300 oC CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Electrical SpecificationsTC = 25oC, Unless Otherwise Specified PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS Drain to Source Breakdown Voltage BV DSS ID = 1mA, VGS = 0V -200 - - V Gate Threshold Voltage V GS(TH) VGS = VDS , ID = 1mA TC = 125oC -1.0 - - V Zero Gate Voltage Drain Current I DSS VDS = -160V, VGS = 0V TC = 25oC- - 2 5 µA TC = 125oC - - 250 µA Gate to Source Leakage Current I GSS VGS =±20V T C = 25oC - - 100 nA TC = 125oC - - 200 nA Drain to Source On-State Voltage V DS(ON) VGS = -12V, ID = 6A - - -4.29 V Drain to Source On Resistance r DS(ON)12 ID = 4A, VGS = -12V TC = 25oC - 0.530 0.650 Ω TC = 125oC - - 1.18 Ω Turn-On Delay Time t d(ON) VDD = -100V, ID = 6A, R L = 16.7Ω , VGS = -12V, R GS = 7.5Ω - - 15 ns Rise Time t r - - 30 ns Turn-Off Delay Time t d(OFF) - - 50 ns Fall Time t f - - 35 ns Total Gate Charge Q g(TOT) VGS = 0V to -20V V DD = -100V, ID = 6A - - 62 nC Gate Charge at 12V Q g(12) VGS = 0V to -12V - 37 43 nC Threshold Gate Charge Q g(TH) VGS = 0V to -2V - - 2.5 nC Gate Charge Source Q gs - 5.8 7.5 nC Gate Charge Drain Q gd -1 7 2 1 n C Plateau Voltage V (PLATEAU) ID = 6A, VDS = -15V - -6 - V Input Capacitance C ISS VDS = -25V, VGS = 0V, f = 1MHz - 950 - pF Output Capacitance C OSS - 200 - pF Reverse Transfer Capacitance C RSS -5 5-p F Thermal Resistance Junction to Case R θJC - - 3.0 oC/W FSYE923A0D, FSYE923A0R

  1. Insitu Gamma bias must be sampled for both V
  2. Testing conducted at Brookhaven National Labs; sponsored by Naval Surface Warfare Center (NSWC), Crane, IN.
  3. Does not exhibit Single Event Burnout (SEB) or Single Event Gate Rupture (SEGR).

FIGURE 1. SINGLE EVENT EFFECTS SAFE OPERATING AREA FIGURE 2. DRAIN INDUCTANCE REQUIRED TO LIMIT

FIGURE 3. MAXIMUM CONTINUOUS DRAIN CURRENT vs FIGURE 4. FORWARD BIAS SAFE OPERATING AREA FIGURE 5. BASIC GATE CHARGE WAVEFORM FIGURE 6. NORMALIZED r DS(ON) vs JUNCTION TEMPERATURE FIGURE 7. NORMALIZED MAXIMUM TRANSIENT THERMAL RESPONSE

0.1 ID , DRAIN CURRENT (A)

Screening is performed in accordance with the latest revision in effect of MIL-S-19500, (Screening Information Table). Delta Tests and Limits (JANTXV Equivalent, JANS Equivalent)TC = 25oC, Unless Otherwise Specified PARAMETER SYMBOL TEST CONDITIONS MAX UNITS Gate to Source Leakage Current I GSS VGS =±20V ±20 (Note 7) nA Zero Gate Voltage Drain Current I DSS VDS = 80% Rated Value ±25 (Note 7) µA Drain to Source On Resistance r DS(ON) TC = 125oC at Rated ID ±20% (Note 8) Ω Gate Threshold Voltage V GS(TH) ID = 1.0mA ±20% (Note 8) V NOTES: 7. Or 100% of Initial Reading (whichever is greater). 8. Of Initial Reading. Screening Information TEST JANTXV EQUIVALENT JANS EQUIVALENT Gate Stress V GS = -30V, t = 250µsV GS = -30V, t = 250µs Pind Optional Required Pre Burn-In Tests (Note 9) MIL-S-19500 Group A, Subgroup 2 (All Static Tests at 25 oC) MIL-S-19500 Group A, Subgroup 2 (All Static Tests at 25oC) Steady State Gate Bias (Gate Stress) MIL-STD-750, Method 1042, Condition B VGS = 80% of Rated Value, TA = 150oC, Time = 48 hours MIL-STD-750, Method 1042, Condition B VGS = 80% of Rated Value, TA = 150oC, Time = 48 hours Interim Electrical Tests (Note 9) All Delta Parameters Listed in the Delta Tests and Limits Table All Delta Parameters Listed in the Delta Tests and Limits Table Steady State Reverse Bias (Drain Stress) MIL-STD-750, Method 1042, Condition A VDS = 80% of Rated Value, TA = 150oC, Time = 160 hours MIL-STD-750, Method 1042, Condition A VDS = 80% of Rated Value, TA = 150oC, Time = 240 hours PDA 10% 5% Final Electrical Tests (Note 9) MIL-S-19500, Group A, Subgroup 2 MIL-S-19500, Group A, Subgroups 2 and 3 NOTE: 9. Test limits are identical pre and post burn-in. Additional Screening Tests PARAMETER SYMBOL TEST CONDITIONS MAX UNITS Safe Operating Area SOA V DS = -160V, t = 10ms 0.58 A Unclamped Inductive Switching I AS VGS(PEAK) = -15V, L = 0.1mH 18 A Thermal Response ∆VSD tH = 10ms; VH = -25V; IH = 1A 74 mV Thermal Impedance ∆VSD tH = 100ms; VH = -25V; IH = 1A 165 mV FSYE923A0D, FSYE923A0R

Rad Hard Data Packages - Intersil Power Transistors TXV Equivalent 1. RAD HARD TXV EQUIVALENT - STANDARD DATA PACKAGE A. Certificate of Compliance B. Assembly Flow Chart C. Preconditioning - Attributes Data Sheet D. Group A - Attributes Data Sheet E. Group B - Attributes Data Sheet F. Group C - Attributes Data Sheet G. Group D - Attributes Data Sheet 2. RAD HARD TXV EQUIVALENT - OPTIONAL DATA PACKAGE A. Certificate of Compliance B. Assembly Flow Chart C. Preconditioning - Attributes Data Sheet - Pre and Post Burn-In Read and Record Data D. Group A - Attributes Data Sheet E. Group B - Attributes Data Sheet - Pre and Post Read and Record Data for Intermittent Operating Life (Subgroup B3) - Bond Strength Data (Subgroup B3) - Pre and Post High Temperature Operating Life Read and Record Data (Subgroup B6) F. Group C - Attributes Data Sheet - Pre and Post Read and Record Data for Intermittent Operating Life (Subgroup C6) - Bond Strength Data (Subgroup C6) G. Group D - Attributes Data Sheet - Pre and Post RAD Read and Record Data Class S - Equivalents 1. RAD HARD “S” EQUIVALENT - STANDARD DATA PACKAGE A. Certificate of Compliance B. Serialization Records C. Assembly Flow Chart D. SEM Photos and Report E. Preconditioning - Attributes Data Sheet - HTRB - Hi Temp Gate Stress Post Reverse Bias Data and Delta Data - HTRB - Hi Temp Drain Stress Post Reverse Bias Delta Data F. Group A - Attributes Data Sheet G. Group B - Attributes Data Sheet H. Group C - Attributes Data Sheet I. Group D - Attributes Data Sheet 2. RAD HARD MAX. “S” EQUIVALENT - OPTIONAL DATA PACKAGE A. Certificate of Compliance B. Serialization Records C. Assembly Flow Chart D. SEM Photos and Report E. Preconditioning - Attributes Data Sheet - HTRB - Hi Temp Gate Stress Post Reverse Bias Data and Delta Data - HTRB - Hi Temp Drain Stress Post Reverse Bias Delta Data - X-Ray and X-Ray Report F. Group A - Attributes Data Sheet - Subgroups A2, A3, A4, A5 and A7 Data G. Group B - Attributes Data Sheet - Subgroups B1, B3, B4, B5 and B6 Data H. Group C - Attributes Data Sheet - Subgroups C1, C2, C3 and C6 Data I. Group D - Attributes Data Sheet - Pre and Post Radiation Data FSYE923A0D, FSYE923A0R

All Intersil semiconductor products are manufactured, assembled and tested underISO9000 quality systems certification. Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with- out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see web sitewww.intersil.com Sales Office Headquarters NORTH AMERICA Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (321) 724-7000 FAX: (321) 724-7240 EUROPE Intersil SA Mercure Center 100, Rue de la Fusee

1130 Brussels, Belgium

TEL: (32) 2.724.2111 ASIA Intersil Ltd. 8F-2, 96, Sec. 1, Chien-kuo North, Taipei, Taiwan 104 Republic of China TEL: 886-2-2515-8508 FAX: 886-2-2515-8369 FSYE923A0D, FSYE923A0R SMD.5

3 PAD CERAMIC LEADLESS CHIP CARRIER

b A D E 1 - GATE 2 - SOURCE 3 - DRAIN SYMBOL INCHES MILLIMETERS NOTESMIN MAX MIN MAX A 0.108 0.118 2.74 2.99 - b 0.090 0.100 2.28 2.54 - D 0.291 0.301 7.39 7.64 - D 1 0.281 0.291 7.13 7.39 - D 2 0.070 0.080 1.78 2.03 - E 0.395 0.405 10.03 10.28 - E1 0.220 0.230 5.58 5.84 - E2 0.120 0.130 3.04 3.30 - NOTES: 1. No current JEDEC outline for this package. 2. Controlling dimension: Inch. 3. Revision 2 dated 11-99.