DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 16
Technical content
Features
DISO Load Switches Input Supply Operating Range: 1.5V ~ 5.5V RON 50mΩ at VIN=3.3V Per Channel (Typical) True Reverse-Current Blocking (TRCB) Fixed Slew Rate Controlled 130µs for < 1µF COUT ISW: 1.5A Per Channel (Maximum) Quick Discharge Feature on FPF1321 Logic CMOS IO Meets JESD76 Standard for GPIO Interface and Related Power Supply Requirements ESD Protected: - Human Body Model: >6kV - Charged Device Model: >1.5kV - IEC 61000-4-2 Air Discharge: >15kV - IEC 61000-4-2 Contact Discharge: >8kV
Applications
Smart phones / Tablet PCs Portable Devices Near Field Communication (NFC) Capable SIM Card Power Supply
Description
The FPF1320/21 is a Dual-Input Single-Output (DISO) load switch consisting of two sets of slew-rate controlled, low on-resist ance, P-channel MOSFET switches and integrated analog features. The slew-rate- controlled turn-on characteristic prevents inrush current and the resulting excessive voltage droop on the power rails. The input voltage range operates from 1.5V to 5.5V to align with the requirements of low-voltage portable device power rails. FPF1320/21 performs seamless power-source transitions between two input power rails using the SEL pin with advanced break- before-make operation. FPF1320/21 has a TRCB function to block unwanted reverse current from output to input during ON/OFF states. The switch is controlled by logic inputs of the SEL and EN pins, which are capable of interfacing directly with low-voltage control signals (GPIO). FPF1321 has 65Ω on-chip load resistor for output quick discharge when EN is LOW. FPF1320/21 is available in 1.0mm x 1.5mm WLCSP, 6-bump, with 0.5mm pitch.
Ordering Information
Channel (Typ.) at 3.3VIN Reverse Current Blocking Output Discharge Rise Time (tR) Package FPF1320UCX QS DISO 50m Ω Yes NA 130µs 1.0mmX1.5mm Wafer- Level Chip-Scale Package (WLCSP) 6- Bumps, 0.5mm Pitch FPF1321UCX QT DISO 50m Ω Yes 65 Ω 130µs
© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com FPF1320 / FPF1321 • Rev. 1.0.0 4 FPF1320 / FPF1321 — IntelliMAX™ Dual-Input Single-Output Advanced Power Switch Absolute Maximum Ratings Stresses exceeding the Absolute Maximum Ratings may dam age the device. The device may not function or be operable above the recommended operating conditions and stressi ng the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. Symbol Parameters Min. Max. Unit VIN V INA, VINB, VSEL, VEN, VOUT to GND -0.3 6 V ISW Maximum Continuous Switch Current per Channel 1.5 A PD Total Power Dissipation at T A=25°C 1.2 W TSTG Operating and Storage Junc tion Temperature -65 150 °C ΘJA Thermal Resistance, Junction-to-Ambient (1in.2 Pad of 2-oz. Copper) 85 (1) °C/W 110 (2) ESD Electrostatic Discharge Capability Human Body Model, JESD22-A114 6.0 kV Charged Device Model, JESD22-C101 1.5 Air Discharge (VINA, VINB to GND), IEC61000-4-2 System Level 15.0 Contact Discharge (VINA, VINB to GND), IEC61000-4-2 System Level 8.0 Notes: 1. Measured using 2S2P JEDEC std. PCB. 2. Measured using 2S2P JEDEC PCB cold-plate method. Recommended Operating Conditions The Recommended Operatin g Conditions table defines the conditions for act ual device operation. Recommended operating conditions are specified to ens ure optimal performance to the datasheet specificatio ns. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings. Symbol Parameters Min. Max. Unit VIN Input Voltage on V INA, VINB 1.5 5.5 V TA Ambient Operating Temperature -40 85 °C
© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com FPF1320 / FPF1321 • Rev. 1.0.0 5 FPF1320 / FPF1321 — IntelliMAX™ Dual-Input Single-Output Advanced Power Switch
Electrical Characteristics
Symbol Parameters Condition Min. Typ. Max. Unit Basic Operation VINA, VINB Input Voltage 1.5 5.5 V ISD Shutdown Current SEL=HIGH or LOW, EN=GND, VOUT=GND, VINA=VINB=5.5V 5 µA IQ Quiescent Current IOUT=0mA, SEL=HIGH or LOW, EN=HIGH, VINA=VINB=5.5V 12 22 μA RON On-Resistance VINA=VINB=5.5V, IOUT=200mA, TA=25°C 42 60 mΩ VINA=VINB=3.3V, IOUT=200mA, TA=25°C 50 VINA=VINB=1.8V, IOUT=200mA, TA=25°C to 85°C 80 VINA=VINB=1.5V, IOUT=200mA, TA=25°C 170 VIH SEL, EN Input Logic High Voltage VINA, VINB=1.5V – 5.5V 1.15 V VIL SEL, EN Input Logic Low Voltage VINA, VINB=1.8V – 5.5V 0.65 V SEL, EN Input Logic Low Voltage VINA, VINB=1.5V – 1.8V 0.60 VDROOP_OUT Output Voltage Droop while Channel Switching from Higher Input Voltage Lower Input Voltage(3) VINA=3.3V, VINB=5V, Switching from VINA VINB, RL=150Ω, COUT=1µF 100 mV ISEL/IEN Input Leakage at SEL and EN Pin 1.2 μA RSEL_PD/REN_PD Pull-Down Resistance at SEL or EN Pin 7 M Ω RPD Output Pull-Down Resistance SEL=HIGH or LOW, EN=GND, IFORCE=20mA, TA=25°C, FPF1321 65 Ω True Reverse Current Blocking VT_RCB RCB Protection Trip Point VOUT - VINA or VINB 45 mV VR_RCB RCB Protection Release Trip Point VINA or VINB -VOUT 25 mV IRCB VINA or VINB Current During RCB VOUT=5.5V, VINA or VINB=Short to GND 9 15 μA tRCB_ON RCB Response Time when Device is ON(3) VINA or VINB=5V, VOUTVINA,B=100mV 5 µs Continued on the following page…
© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com FPF1320 / FPF1321 • Rev. 1.0.0 6 FPF1320 / FPF1321 — IntelliMAX™ Dual-Input Single-Output Advanced Power Switch Electrical Characteristics (Continued) Symbol Parameters Condition Min. Typ. Max. Unit Dynamic Characteristics tDON Turn-On Delay (4) VINA or VINB=3.3V, RL=150Ω, CL=1µF, TA=25°C, SEL: HIGH, EN: LOW HIGH 120 μs tR V OUT Rise Time(4) 130 μs tON Turn-On Time(6) 250 μs tDOFF Turn-Off Delay (4) VINA or VINB=3.3V, RL=150Ω, CL=1µF, TA=25°C, SEL: HIGH, EN: HIGH LOW 15 μs tF V OUT Fall Time(4) 320 μs tOFF Turn-Off Time(7) 335 μs tDOFF Turn-Off Delay (4,5) VINA or VINB =3.3V, RL=150Ω, CL=1µF, TA=25°C, SEL: HIGH, EN: HIGH LOW, Output Discharge Mode, FPF1321 6 μs tF V OUT Fall Time(4,5) 110 μs tOFF Turn-Off Time (5,7) 116 μs tTRANR Transition Time LOW HIGH(4) VINA=3.3V, VINB=5V, Switching from VINA VINB, SEL: LOW HIGH, EN: HIGH, RL=150Ω, CL=1µF, TA=25°C 3 μs tSLH Switch-Over Rising Delay (4) 1 μs tTRANF Transition Time HIGH LOW(4) VINA=3.3V, VINB=5V, Switching from VINB VINA, SEL: HIGH LOW, EN: HIGH, RL=150Ω, C=1µF, TA=25°C 45 μs tSHL Switch-Over Falling Delay (4) 5 μs Notes: 3. This parameter is guaranteed by design and characterization; not production tested. 4. t DON/tDOFF/tR/tF/tTRANR/tTRANF/tSLH/tSHL are defined in Figure 5. 5. FPF1321 output discharge is enabled during off. 6. t ON=tR + tDON. 7. t OFF=tF + tDOFF.
Figure 5. Dynamic Behavior Timing Diagram
© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com FPF1320 / FPF1321 • Rev. 1.0.0 13 FPF1320 / FPF1321 — IntelliMAX™ Dual-Input Single-Output Advanced Power Switch Operation and Application Description The FPF1320 and FPF1321 are dual-input single-output power multiplexer switches with controlled turn-on and seamless power source transition. The core is a 50m Ω P-channel MOSFET and controller capable of functioning over a wide input operating range of 1.5V to 5.5V per channel. The EN and SEL pins are active- HIGH, GPIO/CMOS-compatible input. They control the state of the switch and inpu t power source selection, respectively. TRCB functionality blocks unwanted reverse current during both ON and OFF states when higher VOUT than VINA or VINB is applied. FPF1321 has a 65Ω output discharge path during off. Input Capacitor To limit the voltage drop on the input supply caused by transient inrush current when the switch turns on into a discharged load capacitor; a capacitor must be placed between the V INA or V INB pins to the GND pin. At least 1µF ceramic capacitor, C IN, placed close to the pins, is usually sufficient. Higher-value C IN can be used to reduce more the voltage drop. Inrush Current Inrush current occurs when the device is turned on. Inrush current is dependent on output capacitance and slew rate control capability, as expressed by: LOAD R INITIALIN OUTINRUSH It VVCI (1) where: COUT: Output capacitance; tR: Slew rate or rise time at V OUT; VIN: Input voltage, V INA or VINB; VINITIAL: Initial voltage at COUT, usually GND; and ILOAD: Load current. Higher inrush current causes higher input voltage drop, depending on the distributed input resistance and input capacitance. High inrush current can cause problems. FPF1320/1 has a 130µs of slew rate capability under 3.3VIN at 1µF of C OUT and 150Ω of R L so inrush current and input voltage drop can be minimized. Power Source Selection Input power source selectio n can be controlled by the SEL pin. When SEL is LOW, output is powered from VINA while SEL is HIGH, V INB is powering output. The SEL signal is ignored during device OFF. Output Voltage Drop during Transition Output voltage drop usually occurs during input power source transition period from low voltage to high voltage. The drop is highly dependent on output capacitance and load current. FPF1320/1 adopts an advanced break-before-make control, which can result in minimized output voltage drop during the transition time. Output Capacitor Capacitor COUT of at least 1µF is highly recommended between the V OUT and GND pins to achieve minimized output voltage drop during input power source transition. This capacitor also prevents parasitic board inductance. True Reverse-Current Blocking The true reverse-current blocking feature protects the input source against current flow from output to input regardless of whether the load switch is on or off. Board Layout For best performance, all traces should be as short as possible. To be most effe ctive, the input and output capacitors should be placed close to the device to minimize the effect that par asitic trace inductance on normal and short-circuit operation. Wide traces or large copper planes for power pins (V INA, V INB, V OUT and GND) minimize the parasitic electrical effects and the thermal impedance.
Figure 34. 6 Ball, 1.0 x 1.5mm, Wafe r-Level Chip-Scale Package (WLCSP) warranty therein, which covers Fairchild products.
0.05 C E
A. NO JEDEC REGISTRATION APPLIES. B. DIMENSIONS ARE IN MILLIMETERS. ±43 MICRONS (539-625 MICRONS). G. DRAWING FILNAME: MKT-UC006AFrev2.
0.005 CAB
© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com FPF1320 / FPF1321 • Rev. 1.0.0 15 FPF1320 / FPF1321 — IntelliMAX™ Dual-Input Single-Output Advanced Power Switch
© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com FPF1320 / FPF1321 • Rev. 1.0.0 16 FPF1320 / FPF1321 — IntelliMAX™ Dual-Input Single-Output Advanced Power Switch