DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 20

Technical content

Features

 Additional PFC-Ready Function (FL7930C Only)  Input-Voltage-Absent-Detection Circuit  Maximum Switching Frequency Limitation  Internal Soft-Start with Overshoot Prevention  Internal Total Harmonic Distortion (THD) Optimizer  Precise Adjustable Output Over-Voltage Protection  Additional OVP Detection Pin (FL7930B Only)  Open-Feedback Protection and Disable Function  Zero-Current Detector  150µs Internal Startup Timer  MOSFET Over-Current Protection (OCP)  Under-Voltage Lockout with 3.5V Hysteresis  Low Startup and Operating Current  Totem-Pole Output with High State Clamp  +500/-800mA Peak Gate Drive Current  8-Pin Small Outline Package (SOP)

Applications

 Ballast  General LED Lighting  Industrial, Commercial, and Residential Fixtures  Outdoor Lighting: Street, Roadway, Parking, Construction and Ornamental LED Lighting Fixtures

Description

The FL7930 is an active Power Factor Correction (PFC) controller for low-to high-power lumens applications that operate in Critical Conduction Mode (CRM). It uses a voltage-mode PWM that compares an internal ramp signal with the error amplifier output to generate a MOSFET turn-off signal. Because the voltage-mode CRM PFC controller does not need rectified AC line voltage information, it saves the power loss of an input voltage sensing network necessary for a current-mode CRM PFC controller. FL7930 provides over-voltage, open-feedback, over- current, input-voltage-absent detection, and under- voltage lockout protections. The FL7930 can be disabled if the INV pin volt age is lower than 0.45V and the operating current decreases to a very low level. Using a new variable on-time control method, THD is lower than the conventional CRM boost PFC ICs. The FL3930B provides an addi tional OVP pin that can be used to shut down the boost power stage when output voltage exceeds OVP level due to damaged resistors connected at the INV pin. The FL7930C provides a PFC-ready pin can be used to trigger other power stages when PFC output voltage reaches the proper level (with hysteresis).

Ordering Information

Temperature Range Top Mark Package Packing Method FL7930BM -40 to +125°C FL7930B 8-Lead Small Outline Package (SOP) Rail FL7930BMX Tape & Reel FL7930CM FL7930C Rail FL7930CMX Tape & Reel

Figure 6. Pin Configurations (Top View) converter should be resistively divided to 2.5V. FL7930C: This pin is used to detect PFC output-voltage reaching a pre-determined value. voltage compensation should be connected between this pin and GND. included to filter switching noise. than 1.5V, then goes lower than 1.4V, the MOSFET is turned on. and the power ground should be separated.

7 OUT

8 VCC This is the IC supply pin. IC current and MOSFET drive current are supplied using this pin.

© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com FL7930 • Rev. 1.0.0 5 FL7930 — Single-Stage Flyback and Boundary-Mode PFC Controller for Lighting Absolute Maximum Ratings Stresses exceeding the absolute maximum ratings may dam age the device. The device may not function or be operable above the recommended operating conditions and stressi ng the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. Symbol Parameter Min. Max. Unit VCC Supply Voltage V Z V IOH, IOL Peak Drive Output Current -800 +500 mA ICLAMP Driver Output Clamping Diodes V O>VCC or VO<-0.3V -10 +10 mA IDET Detector Clamping Diodes -10 +10 mA VIN Error Amplifier Input, Output, OVP Input, ZCD, RDY, and OVP Pins(1) -0.3 8.0 V CS Input Voltage(2) -10 6 TJ Operating Junction Temperature +150 °C TA Operating Temperature Range -40 +125 °C TSTG Storage Temperature Range -65 +150 °C ESD Electrostatic Discharge Capability Human Body Model, JESD22-A114 2.5 KV Charged Device Model, JESD22-C101 2.0 Notes: 1. When this pin is supplied by external power sources by accident, its maximum allowable current is 50mA. 2. In case of DC input, acceptable input range is -0.3V~ 6V: within 100ns -10V~6V is acceptable, but electrical specifications are not guaranteed during such a short time. Thermal Impedance Symbol Parameter Min. Max. Unit JA Thermal Resistance, Junction-to-Ambient(3) 150 °C/W Note: 3. Regarding the test environment and PCB type, please refer to JESD51-2 and JESD51-10.

© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com FL7930 • Rev. 1.0.0 6 FL7930 — Single-Stage Flyback and Boundary-Mode PFC Controller for Lighting

Electrical Characteristics

VCC = 14V, TA = -40°C to +125°C, unless otherwise specified. Symbol Parameter Condition Min. Typ. Max. Unit VCC Section VSTART Start Threshold Voltage V CC Increasing 11 12 13 V VSTOP Stop Threshold Voltage V CC Decreasing 7.5 8.5 9.5 V HYUVLO UVLO Hysteresis 3.0 3.5 4.0 V VZ Zener Voltage I CC=20mA 20 22 24 V VOP Recommended Operating Range 13 20 V Supply Current Section ISTART Startup Supply Current V CC=VSTART-0.2V 120 190 µA IOP Operating Supply Current Out put Not Switching 1.5 3.0 mA IDOP Dynamic Operating Supply Current 50kHZ, C I=1nF 2.5 4.0 mA IOPDIS Operating Current at Disable V INV=0V 90 160 230 µA Error Amplifier Section VREF1 Voltage Feedback Input Threshold1 T A=25°C 2.465 2.500 2.535 V VREF1 Line Regulation V CC=14V~20V 0.1 10.0 mV VREF2 Temperature Stability of VREF1 (4) 20 mV IEA,BS Input Bias Current V INV=1V~4V -0.5 0.5 µA IEAS,SR Output Source Current V INV=VREF -0.1V -12 µA IEAS,SK Output Sink Current V INV=VREF +0.1V 12 µA VEAH Output Upper Clamp Voltage V INV=1V, VCS=0V 6.0 6.5 7.0 V VEAZ Zero Duty Cycle Output Voltage 0.9 1.0 1.1 V gm Transconductance (4) 90 115 140 µmho Maximum On-Time Section tON,MAX1 Maximum On-Time Programming 1 T A=25°C, VZCD=1V 35.5 41.5 47.5 µs tON,MAX2 Maximum On-Time Programming 2 TA=25°C, IZCD=0.469mA 11.2 13.0 14.8 µs Current-Sense Section VCS Current-Sense Input Threshold Voltage Limit 0.7 0.8 0.9 V ICS,BS Input Bias Current V CS=0V~1V -1.0 -0.1 1.0 µA tCS,D Current-Sense Delay to Output (4) dV/dt=1V/100ns, from 0V to 5V 350 500 ns Continued on the following page…

© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com FL7930 • Rev. 1.0.0 7 FL7930 — Single-Stage Flyback and Boundary-Mode PFC Controller for Lighting VCC = 14V, TA = -40°C to +125°C, unless otherwise specified. Symbol Parameter Condition Min. Typ. Max. Unit Zero-Current Detect Section VZCD Input Voltage Threshold (4) 1.35 1.50 1.65 V HYZCD Detect Hysteresis (4) 0.05 0.10 0.15 V VCLAMPH Input High Clamp Voltage I DET=3mA 5.5 6.2 7.5 V VCLAMPL Input Low Clamp Voltage IDET= -3mA 0 0.65 1.00 V IZCD,BS Input Bias Current V ZCD=1V~5V -1.0 -0.1 1.0 µA IZCD,SR Source Current Capability (4) T A=25°C -4 mA IZCD,SK Sink Current Capability (4) T A=25°C 10 mA tZCD,D Maximum Delay From ZCD to Output Turn-On(4) dV/dt=-1V/100ns, 5V to 0V 100 200 ns Output Section VOH Output Voltage High I O=-100mA, TA=25°C 9.2 11.0 12.8 V VOL Output Voltage Low I O=200mA, TA=25°C 1.0 2.5 V tRISE Rising Time (4) C IN=1nF 50 100 ns tFALL Falling Time (4) C IN=1nF 50 100 ns VO,MAX Maximum Output Voltage V CC=20V, IO=100µA 11.5 13.0 14.5 V VO,UVLO Output Voltage with UVLO Activated V CC=5V, IO=100µA 1 V Restart / Maximum Switching Frequency Limit Section tRST Restart Timer Delay 50 150 300 µs fMAX Maximum Switching Frequency (4) 250 300 350 kHz RDY Pin (FL7930C Only) IRDY,SK Output Sink Current 1 2 4 mA VRDY,SAT Output Saturation Voltage I RDY,SK = 2mA 320 500 mV IRDY,LK Output Leakage Current Output High Impedance 1 µA Soft-Start Timer Section tSS Internal Soft-Soft (4) 3 5 7 ms Protections VOVP,INV OVP Threshold Voltage at INV Pin T A=25°C 2.620 2.675 2.730 V HYOVP,INV OVP Hysteresis at INV Pin T A=25°C 0.120 0.175 0.230 V VOVP,OVP OVP Threshold Voltage at OVP Pin (FL7930B Only) TA=25°C 2.740 2.845 2.960 V HYOVP,OVP OVP Hysteresis at OVP Pin (FL7930B Only) TA=25°C 0.345 V VEN Enable Threshold Voltage 0.40 0.45 0.50 V HYEN Enable Hysteresis 0.05 0.10 0.15 V TSD Thermal Shutdown Temperature (4) 125 140 155 °C THYS Hysteresis Temperature of TSD (4) 60 °C Note: 4. These parameters, although guaranteed by design, are not production tested.

© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com FL7930 • Rev. 1.0.0 8 FL7930 — Single-Stage Flyback and Boundary-Mode PFC Controller for Lighting Comparison of FL6961, FL7930B, and FL7930C Function FL6961 FL7930B FL7930C Advantages OVP Pin None Integrated None  No External Circuit for Additional OVP  Reduced Power Loss and BOM Cost Due to Additional OVP Circuit PFC Ready Pin None None Integrated  No External Circuit for PFC Output UVLO  Reduced Power Loss and BOM Cost Due to PFC Out UVLO Circuit  Versatile Open-Drain Pin Frequency Limit None Integrated Integrated  Abnormal CCM Operation Prohibited  Abnormal Inductor Current Accumulation Can Be Prohibited AC Absent Detection None Integrated Integrated  Increased System Reliability with AC On-Off Test  Guaranteed Stable Operation at Short Electric Power Failure Soft-Start and Startup without Overshoot None Integrated Integrated  Reduced Voltage and Current Stress at Startup  Eliminates Audible Noise due to Unwanted OVP Triggering Control Range Compensation None Integrated Integrated  Can Avoid Burst Operation at Light Load and High Input Voltage  Reduced Probability of Audible Noise Due to the Burst Operation THD Optimizer External Internal Internal  No External Resistor is Needed TSD None Integrated Integrated  Stable and Reliable TSD Operation  Converter Temperature Range Limited Range Comparison of FL7930B and FL7930C Function FL7930B FL7930C Remark RDY Pin None Integrated  User Choice for the Use of Pin #2 FL7930B : OVP FL7930C : RDYOVP Pin Integrated None Control Range Compensation Integrated Integrated

  1. Current Sense : The MOSFET current is sensed

is included to filter switching noise.

  1. Gate Driver Output : FL7930 contains a single

VCC voltage is higher than 13V.  The gate drive path should be as short as possible. and wide for external components to contact. the noise level applied to the CS pin. corresponding pins as possible. Figure 48. Recommended PCB Layout

Figure 49. 8-Lead Small Outline Package (SOP) warranty therein, which covers Fairchild products. B) ALL DIMENSIONS ARE IN MILLIMETERS. D) LANDPATTERN STANDARD: SOIC127P600X175-8M.

1.75 MAX

0.25 CBA

© 2011 Fairchild Semiconductor Corporation www.fairchildsemi.com FL7930 • Rev. 1.0.0 20 FL7930 — Single-Stage Flyback and Boundary-Mode PFC Controller for Lighting