FAN8000D FAIRCHILD | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 13
Technical content
Features
- Built in 4-CH balanced transformerless(BTL) driver
- Output gain adjustable
- Built in normal OP-amp
- Built in mute function
- Built in level shift circuit
- Built in thermal shutdown function
- Operating range 4.5~13.2V
Description
The FAN8000D is a monolithic integrated circuit, suitable for 4-CH motor driver which drives tracking actuator, focus actuator, sled motor and tray motor of CD/CD-ROM/DVD system. 28-SSOPH-375 FAN8000D (KA9268D) 4-CH Motor Driver Target Application
- Compact disk player
- Video compact disk player
- Digital Video Disk Player
- Car compact disk player
Ordering Information
Device Package Operating Temp. FAN8000D 28-SSOPH-375 −40°C ~ +85°C FAN8000DTF 28-SSOPH-375 −40°C ~ +85°C
FAN8000D (KA9268D) Pin Assignments Pin Definitions Pin Number Pin Name I/O Pin Function Descrition 1 DO1.1 O Drive output 2 DO1.2 O Drive output 3 DI1.1 I Drive input 4 DI1.2 I Drive input
5 REG - Regulator
6 REO O Regulator output
8 GND1 - Ground 1
9 DI2.1 I Drive input 10 DI2.2 I Drive input 11 DO2.1 O Drive output 12 DO2.2 O Drive output
13 GND2 - Ground 2
14 OPOUT O Op-amp output
15 OPIN( −) I Op-amp input ( −)
16 OPIN(+) I Op-amp input (+)
17 DO3.1 O Drive output 18 DO3.2 O Drive output 19 DI3.1 I Drive input 20 DI3.2 I Drive input 21 V CC1 - Supply voltage
22 V CC2 - Supply voltage
23 VREF I 2.5V bias voltage 24 DI4.1 I Drive input 1234567 89 1 0 1 1 1 2 1 3 1 4 1516171819202122232425262728 DO1.1 DO1.2 DI1.1 DI1.2 REG REO MUTE GND1 DI2.1 DI2.2 DO2.1 DO2.2 GND2 OPOUT GND3 DO4.2 DO4.2 DI4.2 DI4.1 VREF V CC2 VCC1 DI3.2 DI3.1 DO3.2 DO3.1 OPIN (+) OPIN ( FIN (GND) FIN (GND) FAN8000D
FAN8000D (KA9268D) Pin Definitions (Continued) Internal Block Diagram Pin Number Pin Name I/O Pin Function Descrition 25 DI4.2 I Drive input 26 DO4.1 O Drive output 27 DO4.2 O Drive output
28 GND3 - Ground 3
+ − + − + − 10k Level shift Regulator Mute TSD+− Level shift Level shift Level shift − + 10k 10k 10k 10k 10k 10k 10k 10k 50k 10k 50k 12 34 5 6 8 9 10 11 12 1371 4 DO1.1 DO1.2 DI1.1 DI1.2 REG REO MUTE GND1 DI2.1 DI2.2 DO2.1 DO2.2 GND2 OPOUT 1516171819202122232425262728 GND3 DO4.2 DO4.1 DI4.2 DI4.1 VREF VCC2 VCC1 DI3.2 DI3.1 DO3.2 DO3.1 OPIN (−) OPIN(+) + − (GND) (GND) FIN FIN
FAN8000D (KA9268D) Equivalent Circuits Driver input Driver output Regulator Regulator output Mute input Bias input 2.5V VCC 100 10k 11 12 26 27 VREF1 20k 0.58k 11.8k VCC 23k53k 10k VCC VCC 10k VCC VCC 10k 50k 50k 100k VCC
FAN8000D (KA9268D) Equivalent Circuits (Continued) Absolute Maximum Ratings ( Ta=25°°°°C) Notes: 1. When mounted on 76.2mm × 114mm × 1.57mm PCB (Phenolic resin material). 2. Power dissipation reduces 13.6mW / °C for using above Ta=25°C 3. Do not exceed Pd and SOA (Safe Operating Area). Recommended Operating Condition ( Ta=25°°°°C) Op amp output Op amp input Parameter Symbol Value Unit Supply voltage V CC 18 V Power dissipation P D 1.7note W Operating temperature T OPR −40 ~ +85 °C Storage temperature T STG −55 ~ +150 °C Maximum output current I OMAX 1A Parameter Symbol Value Unit Operating supply voltage V CC 4.5 ~ 13.2 V VCC VCC VCC VCC VCC 4.8k 4.8k 3,000 2,000 1,000 0 25 50 75 100 125 150 175 Pd (mW) Ambient temperature, Ta [°C]
FAN8000D (KA9268D)
Electrical Characteristics
(Unless otherwise specified, Ta = 25 °C, VCC = 8V , RL=8Ω ) REGULATOR CIRCUIT DRIVE CIRCUIT OP AMP CIRCUIT Parameter Symbol Conditions Min. Typ. Max. Units Regulator output voltage V REG IL=100mA 4.75 5 5.25 V Load regulation ∆VRL IL=0 ~ 200mA −40.0 0 10.0 mV Line regulation ∆VCC IL=200mA, VCC=6 ~ 9V −10.0 0 20.0 mV Parameter Symbol Conditions Min. Typ. Max. Units Quiescent circuit current I CCQ VI=0 5.5 9.5 13.5 mA Input offset voltage V OF - −5.0 0 5.0 mV Output offset voltage V OO - −30 0 30 Maximum sink current I SINK RL=4Ω , VCC 0.5 0.8 - A Maximum source current I SOURCE RL=4Ω , GND 0.5 0.8 - Maximum output voltage V OM VI=2VRMS, 1kHz 2.5 3.0 - V Closed loop voltage gain A VF VI=0.1VRMS, 1kHz 10.5 12.0 13.5 dB Ripple rejection ratio RR V I=−20dB, 120Hz 60.0 80.0 - Slew rate SR 100Hz, Square wave 1.0 2.0 - V / µs Parameter Symbol Conditions Min. Typ. Max. Units Input offset voltage V OF1 - −5-+ 5 m A Input bias current I B1 - - - 300 nA High level output voltage V OH1 -6 - - V Low level output voltage V OL1 -- - 1 . 8 V Output sink current I SINK1 RL=50Ω , GND 10 40 - mA Output source current IS OURCE1 RL=50Ω , VCC 10 50 - mA Open loop voltage gain G VO1 VIN=−75dB, f=1kHz 65 78 - dB Ripple rejection ratio RR1 V IN=−20dB, f=120kHz 50 70 - dB Slew Rate SR1 Square, V OUT=2Vp-p, f=120kHz 0.5 1 - V / µs Common mode rejection ratio CMRR1 V IN=−20dB, f=1kHz 70 84 - dB
FAN8000D (KA9268D)
Application Information
- MUTE
- When the pin7 is open or the voltage of the pin7 is below 0.5V , the mute circuit is activated so that the output circuit is muted.
- When the voltage of the pin7 is above 2V , the mute circuit is deactivated and the output circuit operates normally.
- If the chip temperature rises above 175 °C, then the TSD (Thermal Shutdown) circuit is activated and the output circuit is muted. 2. TSD (THERMAL SHUTDOWN)
- T h e V REF BG is the output voltage of the band-gap-referenced biasing circuit and acts as the input voltage of the TSD circuit.
- The base-emitter voltage of the TR, Q11 is designed to turn-on at below voltage. VBE = VREF BG × R12 / (R11 + R12) = 460mV
- When the chip temperature rises up to 175 °C, then the turn-on voltage of the Q11 would drop down to 460mV . (Hysteresis: 25°C) Hence, the Q11 would turn on so the output circuit will be muted. Pin #7 Mute circuit High Turn-off Low Turn-on Open Turn-on Output driver bias VREF BG R11 R12 Q11 Output driver bias
FAN8000D (KA9268D) 3. OP-AMP OP-amp is integrated in the IC for user’s convenience. 4. DRIVER
- The voltage, V REF, is the reference voltage given by the bias voltage of the pin23.
- The input signal through the pin3 is amplified by 10k/10k times and then fed to the level shift.
- The level shift produces the current due to the difference between the input signal and the arbitrary reference signal. The current produced as +∆I and −∆ I is fed into the driver buffer.
- Driver Buffer drives the power TR of the output stage according to the input signal.
- The output stage is the BTL driver and the motor is rotating in forward direction by operating TR Q1 and TR Q4. On the other hand, if TR Q2 and TR Q3 is operating, the motor is rotating in reverse direction
- When the input voltage through the pin3 is below the V REF, the motor rotates in forward direction.
- When the input voltage through the pin3 is above the V REF, the motor rotates in reverse direction.
- To change the gain, pin4 or 24 can be used. 5. Connect a by-pass capacitor, 0.1µµµµF between the supply voltage source. 6. Radiation fin is connecting to the internal GND of the package. Connect the fin to the external GND. AMP-I(+) 16 pin AMP -I(−) 15 pin 14 pin AMP-O 10k 100 VREF (2.5V) 10k AMP Level shift −∆ I +∆I Buffer Buffer M −∆ V+ ∆V 2519 103 209 244 104 VCC1 VCC2
FAN8000D (KA9268D) Typical Performance Characteristics VCC vs. ICC VCC vs. Imute VCC vs. Ireg VCC vs. Isource VCC vs. Isink Temp. vs. Isink 5.5 7.5 9.5 11.5 13.5 4 6 8 1 01 21 41 61 8 0 V CC [V] V CC [V] VCC [V] VCC [V] Temp [°C] VCC [V] ICC [mA] 468 1 0 1 2 1 4 1 6 1 8 2 0 Imute [mA]Isink [mA] 4.75 4.85 4.95 5.05 5.15 5.25 468 1 0 1 2 1 4 1 6 1 8 2 0 Vreg [V] 500 700 900 1100 1300 468 1 0 1 2 1 4 400 600 800 1000 1200 1400 468 1 0 1 2 1 4 Isource [mA Vc c =vari 1000 1050 1100 1150 1200 1250 1300 -25 0 25 50 75 100 Isink [m PIN23=2.5V PIN23=2.5V RL=4 Ω PIN23=2.5V RL=4 Ω PIN23=2.5V RL=4 Ω PIN23=2.5V
FAN8000D (KA9268D) Typical Performance Characteristics (Continued) Temp vs. ICC Temp vs. VREG Temp vs. ISOURCE Temp vs. ICCM 11.5 9.5 7.5 5.5 13..5 -25 0 25 50 75 100 Temp [°C] Temp [ °C] Temp [°C] Temp [ °C] ICC [mA -25 0 25 50 75 100 ICCM [mA] 4.75 4.85 4.95 5.05 5.15 5.25 -25 0 25 50 75 100 -25 0 25 50 75 100 Vreg [V 1000 1100 1200 1300 1400 1500Isource [mA VCC =13V PIN23=2.5V PIN23=2.5V R L=4Ω PIN23=2.5V VCC =13V
FAN8000D (KA9268D) Test Circuits 1415 50kΩ 10µF PC-V 1kΩ OPI SW15 1kΩ SW16 470µF 50kΩ 10kΩ 1MΩ V SW17 SW8 SW90 V 8Ω SW10 10µF DR3 VCC 2.5V DR4 10µF SW13 SW12SW11 SW3 V 1 2
0 SW2SW1
10µF Pin 21, 22KS8772 IL + 100µF MUTE SW4 1 2 10µF DR2 V SW7 SW5SW6 1 2 1 0 2 1000µF
1 Open
1MΩ 10kΩ SW14 F A N DO1.1 DO1.2 DI1.1 DI1.2 VREF REO MUTE GND DI2.1 DI2.2 DO2.1 DO2.2 GND2 OPOUT GND3 DO4.2 DO4.1 DI4.2 DI4.1 Vref VCC2 VCC1 DI3.2 DI3.1 DO3.2 DO3.1 OPIN(+) OPIN(−) D
FAN8000D (KA9268D) Application Circuits 1415 SERVO AMP SPINDLE SLED BIAS TRACKING FOCUS SLED MOTOR V CC TRACKING ACTUATOR SPINDLE MOTOR MUTE OFF: HIGH REG.OUT KSB772 VCC FOCUS ACTUATOR F A N DO1.1 DO1.2 DI1.1 DI1.2 VREF REO MUTE GND DI2.1 DI2.2 DO2.1 DO2.2 GND2 OPOUT GND3 DO4.2 DO4.1 DI4.2 DI4.1 Vref VCC2 VCC1 DI3.2 DI3.1 DO3.2 DO3.1 OPIN(+) OPIN(−) ON: LOW D
FAN8000D (KA9268D) 12/1/00 0.0m 001 Stock#DSxxxxxxxx 2000 Fairchild Semiconductor International LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user. 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com DISCLAIMER FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.