DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 17

Technical content

Features

 Single-Ended Topologies, such as Flyback and Forward Converters  mWSaver® Technology - Achieves Low No-Load Power Consumption: <50 mW at 230 VAC (EMI Filter Loss Included) - Eliminates X Capacitor Discharge Resistor Loss with AX-CAP® Technology - Linearly Decreases Switching Frequency to 23 kHz - Burst Mode Operation at Light-Load Condition - 500 V High-Voltage JFET Startup Circuit to Eliminate Startup Resistor Loss  Highly Integrated with Rich Features - Proprietary Frequency Hopping to Reduce EMI - High-Voltage Sampling to Detect Input Voltage - Peak-Current-Mode Control with Slope Compensation - Cycle-by-Cycle Current Limiting with Line Compensation - Leading-Edge Blanking (LEB) - Built-In 7 ms Soft-Start  Advanced Protections - Brown-In/Brownout Recovery - Internal Overload / Open-Loop Protection (OLP) - VDD Under-Voltage Lockout (UVLO) - VDD Over-Voltage Protection (VDD OVP) - Over-Temperature Protection (OTP) - Current-Sense Short-Circuit Protection (SSCP)

Description

The FAN6757 is a next -generation Green Mode PWM controller with innovative mWSaver® technology, which dramatically reduces standby and no -load power consumption, enabling conformance to worldwide Standby Mode efficiency guidelines. An innovative AX-CAP® method minimizes losses in the EMI filter stage by eliminating X -cap discharge resistors while meeting IEC61010-1 safety requirements. Protections ensure safe operation of the power system in various abnormal conditions. A proprietary frequency- hopping function decreases EMI emission . B uilt-in synchronized slope compens ation allows more stable Peak-Current-Mode control over a wide range of input voltage and load conditions. The proprietary internal line compensation ensures constant output power limit over the entire universal line voltage range. Requiring a minimum numb er of external components, FAN6757 provides a basic platform that is well suited for cost-effective flyback converter designs that require extremely low standby power consumption.

Applications

Flyback power suppl ies that demand extremely low standby power consumption, such as:  Adapters for Notebooks, Printers, Game Consoles  Open-Frame SMPS for LCD TV, LCD Monitors, Printers

Ordering Information

Protections(1) Operating Temperature Range Package Packing Method OLP OVP OTP SSCP FAN6757MRMX A/R L L A/R -40 to +105°C 8-Pin, Small-Outline Package (SOP) Tape & Reel Note: 1. A/R = Auto Recovery Mode protection, L = Latch Mode protection.

Figure 3. Top Mark Figure 4. Pin Configuration (Top View) placed between VDD and GND is recommended. voltage (around 4.6 V) for more than 57.5 ms, the controller latches off the PWM.

3 NC No connection

current limit, to solve the unequal OCP level and power-limit problems under universal input.

© 2013 Fairchild Semiconductor Corporation www.fairchildsemi.com FAN6757 • Rev. 1.0.1 4 FAN6757— mWSaver® PWM Controller Absolute Maximum Ratings Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. Symbol Parameter Min. Max. Units VVDD DC Supply Voltage(1,2) 30 V VFB FB Pin Input Voltage -0.3 7.0 V VSENSE SENSE Pin Input Voltage -0.3 7.0 V VRT RT Pin Input Voltage -0.3 7.0 V VHV HV Pin Input Voltage 500 V PD Power Dissipation (TA<50°C) 400 mW ϴJA Thermal Resistance (Junction-to-Air) 150 C/W TJ Operating Junction Temperature -40 +125 C TSTG Storage Temperature Range -55 +150 C TL Lead Temperature (Wave Soldering or IR, 10 Seconds) +260 C ESD Human Body Model, JEDEC:JESD22-A114 All Pins except HV Pin(3) 6.5 kV Charged Device Model, JEDEC:JESD22-C101 All Pins except HV Pin(3) 2.0 Notes: 1. All voltage values, except differential voltages, are given with respect to the network ground terminal. 2. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. 3. ESD level on the HV pin is CDM=1 kV and HBM=1 kV. Recommended Operating Conditions The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. We does not recommend exceeding them or designing to Absolute Maximum Ratings. Symbol Parameter Min. Typ. Max. Unit RHV Resistance on HV Pin 150 200 250 kΩ

© 2013 Fairchild Semiconductor Corporation www.fairchildsemi.com FAN6757 • Rev. 1.0.1 5 FAN6757— mWSaver® PWM Controller

Electrical Characteristics

VDD=15 V and TJ=TA=25C unless otherwise noted. Symbol Parameter Conditions Min. Typ. Max. Unit VDD Section VDD-ON Threshold Voltage to Startup VDD Rising 16 17 18 V VUVLO Threshold Voltage to Stop Switching in Normal Mode VDD Falling 5.5 6.5 7.5 V VRESTART Threshold Voltage to enable HV Startup to Charge VDD in Normal Mode VDD Falling 4.7 V VDD-OFF Threshold Voltage to Stop Operating in Protection Mode VDD Falling 10 11 12 V VDD-OLP Threshold Voltage to Enable HV Startup to Charge VDD in Protection Mode VDD Falling 6 7 8 V VDD-LH Threshold Voltage to Release Latch Mode VDD Falling 3.5 4.0 4.5 V VDD-AC Minimum Voltage of VDD Pin for Enabling Brown-in to Avoid Startup Fail VUVLO +2.5 VUVLO +3.0 VUVLO +3.5 V IDD-ST Startup Current VDD=VDD-ON – 0.16 V 30 µA IDD-OP1 Supply Current in PWM Operation VDD=15 V, VFB=3 V, Gate Open 1.8 mA IDD-OP2 Supply Current when PWM Stops VDD=15 V, VFB <1.4 V, Gate Off 800 µA IDD-OLP Internal Sink Current when VDD- OLP<VDD<VDD-OFF in Protection Mode VDD = VDD-OLP + 0.1 V 90 140 190 µA ILH Internal Sink Current when VDD<VDD-OLP in Latch-Protection Mode VDD = 5 V 30 µA VDD-OVP Threshold Voltage for VDD Over-Voltage Protection 23.5 24.5 25.5 V tD-VDDOVP VDD Over-Voltage Protection Debounce Time 110 205 300 µs HV Section IHV Inherent Current Limit of HV Pin VAC=90 V (VDC=120 V), VDD=0 V 1.50 3.25 5.00 mA VAC-OFF Threshold Voltage for Brownout DC Source Series, R=200 kΩ to HV Pin 90 100 110 V VAC-ON Threshold Voltage for Brown-In DC Source Series, R=200 kΩ to HV Pin 100 110 120 V △VAC VAC-ON – VAC-OFF DC Source Series, R=200 kΩ to HV Pin 8 12 16 V tD-AC-OFF Debounce Time for Brownout 40 65 90 ms tS-WORK Work Period of HV-Sampling Circuit in Standby Mode VFB<VFB-ZDC 95 140 185 ms tS-REST Rest Period of HV-Sampling Circuit in Standby Mode VFB<VFB-ZDC 180 260 320 ms VHV-DIS HV Discharge Threshold RHV=200 kΩ to HV Pin VDC ×0.45 VDC ×0.51 VDC ×0.56 V tD-HV-DIS Debounce Time for HV Discharge 75 115 155 ms tHV-DIS HV Discharge Time 360 510 660 ms Continued on the following page…

© 2013 Fairchild Semiconductor Corporation www.fairchildsemi.com FAN6757 • Rev. 1.0.1 6 FAN6757— mWSaver® PWM Controller VDD=15 V and TJ=TA=25C unless otherwise noted. Symbol Parameter Conditions Min. Typ. Max. Unit Oscillator Section fOSC Frequency in Normal Mode Center Frequency 62 65 68 kHz Hopping Range (VFB>VFB-N) ±3.55 ±4.25 ±4.95 tHOP Hopping Period VFB>VFB-G 5.12 6.40 7.68 ms fOSC-G Green-Mode Frequency Center Frequency 20 23 26 kHz Hopping Range (Increase VFB from VFB-G Until Hopping Starts) ±1.25 ±1.50 ±1.75 fDV Frequency Variation vs. VDD Deviation VDD=11 V to 22 V 5 % fDT Frequency Variation vs. Temperature Deviation TA=-40 to 105C 5 % Feedback Input Section AV Input Voltage to Current-Sense Attenuation 1/4.50 1/3.75 1/3.00 V/V ZFB Pull High Impedance at Normal Mode 17 19 21 kΩ VFB-OPEN Output High Voltage FB Pin Open 5.2 5.4 5.6 V VFB-OLP FB Open-Loop Trigger Level 4.3 4.6 4.9 V tD-OLP Delay of FB Pin Open-Loop Protection 45.0 57.5 70.0 ms VFB-N Green-Mode Entry FB Voltage 2.6 2.8 3.0 V VFB-G Green-Mode Ending FB Voltage 2.1 2.3 2.5 V VFB-ZDCR FB Threshold Voltage for Zero-Duty Recovery at Normal Mode 1.9 2.1 2.3 V VFB-ZDC FB Threshold Voltage for Zero-Duty at Normal Mode 1.8 2.0 2.2 V Current-Sense Section tPD Delay to Output 100 250 ns tLEB Leading-Edge Blanking Time 200 265 330 ns VLIMIT-L Current Limit at Low Line (VAC-RMS=86 V) VDC=122 V, Series R=200 kΩ to HV 0.43 0.46 0.49 V VLIMIT-H Current Limit at High Line (VAC-RMS=259 V) VDC=366 V, Series R=200 kΩ to HV 0.36 0.39 0.42 V VSSCP-L Threshold Voltage for SENSE Short- Circuit Protection VDC=122 V, Series R=200 kΩ to HV 30 50 70 mV VSSCP-H Threshold Voltage for SENSE Short- Circuit Protection VDC=366 V, Series R=200 kΩ to HV 80 100 120 mV tON-SSCP On Time for VSSCP-(L/H) Checking VSENSE<VSSCP-(L/H) 4.00 4.55 5.10 µs tD-SSCP Debounce Time for SENSE Short- Circuit Protection VSENSE<VSSCP-(L/H) 110 170 230 µs tSS Soft-Startup Time Startup Time 5 7 9 ms Continued on the following page…

© 2013 Fairchild Semiconductor Corporation www.fairchildsemi.com FAN6757 • Rev. 1.0.1 7 FAN6757— mWSaver® PWM Controller VDD=15 V and TJ=TA=25C unless otherwise noted. Symbol Parameter Conditions Min. Typ. Max. Unit GATE Section DCYMAX Maximum Duty Cycle 75.0 82.5 90.0 % VGATE-L Gate Low Voltage VDD=15 V, IO=50 mA 1.5 V VGATE-H Gate High Voltage VDD=12 V, IO=50 mA 8 V tr Gate Rising Time (10~90%) VDD=15 V, CL=1 nF 85 110 135 ns tf Gate Falling Time (10~90%) VDD=15 V, CL=1 nF 30 40 50 ns VGATE-CLAMP Gate Output Clamping Voltage VDD=22 V 11.0 14.5 18.0 V RT Section IRT Output Current of RT Pin 100 µA VRTTH1 Threshold Voltage, Latch Protection (Generally Used for External OTP Triggering) VRTTH2< VRT <VRTTH1, After 14.5 ms Latch Off 1.000 1.035 1.070 V VRTTH2 Second Latch Protection Threshold Voltage VRTTH2 < 0.7 V, After 185 µs Latch Off 0.65 0.70 0.75 V ROTP Value of VRTTH1/IRT 9.66 10.50 11.34 kΩ tD-OTP1 Debounce Time, First Latch Protection Triggering VRTTH2 < VRT < VRTTH1 11.0 14.5 18.0 ms tD-OTP2 Debounce Time, Second Latch Protection Triggering VRT< VRTTH2 110 185 260 µs Over-Temperature Protection Section (OTP) TOTP Protection Junction Temperature +135 °C TRESTART Restart Junction Temperature TOTP- 25 °C

and an internal resistor (R LS), as shown in Figure 24 . using a sampling circuit and a peak-detection circuit. power consumption in light-load condition. even though sensed line voltage satisfies Equation 2. given time when AC plug is removed from its receptacle. connector by the external resistor on the HV pin. tuned using the RHV resistor.

4 Line

Figure 25. Pulse-by-pulse Current Limit Circuit Figure 26. Current Limit vs. Line Voltage down the discharge of VDD until V DD reaches V DD-OLP. switching devices during fault condition. Figure 27. VDD UVLO at Normal Mode

Figure 28. VDD UVLO at Protection Mode cannot switch off the gate driver.

14.5 V Zener diode to protect power MOSFET gate from

VDD voltage exceeds 24.5 V, the protection is triggered . secondary-side feedback network. conditions for the transformers and capacitors. FAN6757 enters latch mode protection. which results in unstable operation of the power supply. Figure 29. Timing Diagram of SSCP

© 2013 Fairchild Semiconductor Corporation www.fairchildsemi.com FAN6757 • Rev. 1.0.1 15 FAN6757— mWSaver® PWM Controller Winding Specification Pin (Start → Finish) Wire Turns Winding Method Remark N1 4 → 5 0.5φ×1 19 Solenoid Winding Enameled Copper Wire Insulation: Polyester Tape, t = 0.025 mm, 1 Layer Shielding: Adhesive Tape of Copper Foil, t = 0.025×7 mm, 1.2 Layers, Open Loop, Connected to Pin 4 Insulation: Polyester Tape t = 0.025 mm, 3 Layers N2 S → F 0.9φ×1 8 Solenoid Winding Triple Insulated Wire Insulation: Polyester Tape, t = 0.025mm, 3 Layers N3 9 → 7 0.4φ×1 7 Solenoid Winding Enameled Copper Wire Insulation: Polyester Tape, t = 0.025 mm, 1 Layer Shielding: Adhesive Tape of Copper Foil, t = 0.025×7 mm, 1.2 Layers, Open Loop, Connected to Pin 4 Insulation: Polyester Tape t = 0.025 mm, 3 Layers N4 5 → 6 0.5φ×1 19 Solenoid Winding Enameled Copper Wire Insulation: Polyester Tape t = 0.025 mm, 3 Layers Primary-Side Inductance 4-6 510 H ±5% 1 kHz, 1 V Primary-Side Effective Leakage Inductance 4-6 20 H Maximum Short All Other Pins Typical Performance Table 1. Power Consumption

230 VAC

Table 2. Efficiency

Figure 32. 8-Pin, SOP-8 Package http://www.fairchildsemi.com/dwg/M0/M08A.pdf. B) ALL DIMENSIONS ARE IN MILLIMETERS. D) LANDPATTERN STANDARD: SOIC127P600X175-8M.

1.75 MAX

0.25 C B A

© 2013 Fairchild Semiconductor Corporation FAN6757 • Rev. 1.0.1 17 FAN6757— mWSaver® PWM Controller